| Electronic Components Datasheet Search |
|
MCS11 Datasheet(PDF) 51 Page - PADAUK Technology. |
|
|
|||||||||||||||||||||||||||||
MCS11 Datasheet(HTML) 51 Page - PADAUK Technology. |
|
51 / 108 page ![]() MCS11 ADC-Type Enhanced FPPA TM Controller ©Copyright 2018, PADAUK Technology Co. Ltd Page 51 of 108 PDK-DS-MCS11_v020 – Apr. 20, 2018 5-16-4. AD conversion The process of AD conversion starts from setting START/DONE bit (bit 6 of adcc) to high, the START/DONE flag for read will be cleared automatically, then converting analog signal bit by bit and finally setting START/DONE high to indicate the completion of AD conversion. If ADCLK is selected, TADCLK is the period of ADCLK and the AD conversion time can be calculated as follows: 8-bit resolution: AD conversion time = 13 T ADCLK 9-bit resolution: AD conversion time = 14 T ADCLK 10-bit resolution: AD conversion time = 15 T ADCLK 5-16-5. Configure the analog pins The 10 external analog input signals for ADC shared with PA3, PA4 and PB[7:0]. In order to avoid leakage current at the digital circuit portion, those pins which are defined for analog inputs should disable the digital input function (set the corresponding bit of padidr or pbdidr register to be 1). Because the measurement signals of ADC belong to small signal; it should avoid the measured signal to be interfered during the measurement period, the selected pin should (1) be set to input mode (2) turn off weak pull-high resistor (3) set the corresponding pin to analog input by port A/B digital input disable register (padidr / pbdidr). The following steps are recommended to do the AD conversion procedure: (1) Configure the ADC module: Select the ADC input channel by adcc register Select the ADC input channel by adcc register Select the bit resolution of ADC by adcm register Configure the AD conversion clock by adcm register Configure the pin as analog input by padidr, pbdidr register Enable the ADC module by adcc register (2) Configure interrupt for ADC: (if desired) Clear the ADC interrupt request flag in bit 3 of intrq register Enable the ADC interrupt request in bit 3 of inten register Enable global interrupt by issuing engint command (3) Start AD conversion: Set ADC process control bit in the adcc register to start the conversion (set1 adcc.6). (4) Wait for the completion flag of AD conversion, by either: Waiting for the completion flag by using command “wait1 addc.6”; or Waiting for the ADC interrupt. (5) Read the ADC result registers: Read adcrh and adcrl the result registers (6) For next conversion, goto step 1 or step 2 as required. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |