Electronic Components Datasheet Search
  English  ▼

X  

MCS11 Datasheet(PDF) 71 Page - PADAUK Technology.

Part # MCS11
Description  Field Programmable Processor Array
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PADAUK [PADAUK Technology.]
Direct Link  http://www.padauk.com.tw/
Logo PADAUK - PADAUK Technology.

MCS11 Datasheet(HTML) 71 Page - PADAUK Technology.

Back Button MCS11 Datasheet HTML 67Page - PADAUK Technology. MCS11 Datasheet HTML 68Page - PADAUK Technology. MCS11 Datasheet HTML 69Page - PADAUK Technology. MCS11 Datasheet HTML 70Page - PADAUK Technology. MCS11 Datasheet HTML 71Page - PADAUK Technology. MCS11 Datasheet HTML 72Page - PADAUK Technology. MCS11 Datasheet HTML 73Page - PADAUK Technology. MCS11 Datasheet HTML 74Page - PADAUK Technology. MCS11 Datasheet HTML 75Page - PADAUK Technology. Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 108 page
background image
MCS11
ADC-Type Enhanced FPPA
TM Controller
©Copyright 2018, PADAUK Technology Co. Ltd
Page 71 of 108
PDK-DS-MCS11_v020 – Apr. 20, 2018
6-17. Port A Data Register (pa), IO address = 0x10
Bit
Reset
R/W
Description
7 – 0
-
R/W
Data register for Port A.
6-18. Port A Control Register (pac), IO address = 0x11
Bit
Reset
R/W
Description
7 - 0
8’h00
R/W
Port A control registers. This register is used to define input mode or output mode for
each corresponding pin of port A.
0 / 1: input / output
Please note that PA5 can be INPUT or OUTPUT LOW ONLY, the output state will be
tri-state when PA5 is programmed into output mode with data 1.
6-19. Port A Pull-High Register (paph), IO address = 0x12
Bit
Reset
R/W
Description
7 - 0
8’h00
R/W
Port A pull-high register. This register is used to enable the internal pull-high device on
each corresponding pin of port A and this pull high function is active only for input mode.
0 / 1 : disable / enable
Please note that PA5 does NOT have pull-up resistor.
6-20. Port B Data Register (pb), IO address = 0x14
Bit
Reset
R/W
Description
7 – 0
-
R/W
Data register for Port B.
6-21. Port B Control Register (pbc), IO address = 0x15
Bit
Reset
R/W
Description
7 - 0
8’h00
R/W
Port B control register. This register is used to define input mode or output mode for each
corresponding pin of port B.
0 / 1: input / output
6-22. Port B Pull-High Register (pbph), IO address = 0x16
Bit
Reset
R/W
Description
7 - 0
8’h00
R/W
Port B pull-high register. This register is used to enable the internal pull-high device on
each corresponding pin of port B.
0 / 1 : disable / enable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com