Electronic Components Datasheet Search
  English  ▼

X  

MCS11 Datasheet(PDF) 68 Page - PADAUK Technology.

Part # MCS11
Description  Field Programmable Processor Array
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PADAUK [PADAUK Technology.]
Direct Link  http://www.padauk.com.tw/
Logo PADAUK - PADAUK Technology.

MCS11 Datasheet(HTML) 68 Page - PADAUK Technology.

Back Button MCS11 Datasheet HTML 64Page - PADAUK Technology. MCS11 Datasheet HTML 65Page - PADAUK Technology. MCS11 Datasheet HTML 66Page - PADAUK Technology. MCS11 Datasheet HTML 67Page - PADAUK Technology. MCS11 Datasheet HTML 68Page - PADAUK Technology. MCS11 Datasheet HTML 69Page - PADAUK Technology. MCS11 Datasheet HTML 70Page - PADAUK Technology. MCS11 Datasheet HTML 71Page - PADAUK Technology. MCS11 Datasheet HTML 72Page - PADAUK Technology. Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 108 page
background image
MCS11
ADC-Type Enhanced FPPA
TM Controller
©Copyright 2018, PADAUK Technology Co. Ltd
Page 68 of 108
PDK-DS-MCS11_v020 – Apr. 20, 2018
6-12. External Oscillator setting Register (eoscr), IO address = 0x0a
Bit
Reset
R/W
Description
7
0
WO
Enable crystal oscillator.
0 / 1 : Disable / Enable
6 – 5
00
WO
External oscillator selection.
00 : reserved
01 : Low driving current, for lower frequency, ex: 32KHz crystal oscillator
10 : Middle driving current, for middle frequency, ex: 1MHz crystal oscillator
11 : High driving current, for higher frequency, ex: 4MHz crystal oscillator
4 – 1
-
-
Reserved. Please keep 0.
0
0
WO
Power down both band-gap and LVD hardware modules.
0 / 1 : Normal / Power-down
6-13. Internal High RC oscillator control Register (ihrcr), IO address = 0x0b
Bit
Reset
R/W
Description
7 – 0
00
WO
Bit [7:0] for frequency calibration of IHRC.
This register is for system using only, please do NOT write this register.
6-14. Interrupt Edge Select Register (integs), IO address = 0x0c
Bit
Reset
R/W
Description
7 – 5
-
-
Reserved.
4
0
WO
Timer16 edge selection.
0 : rising edge of the selected bit to trigger interrupt
1 : falling edge of the selected bit to trigger interrupt
3 – 2
00
WO
PB0 or PB7 interrupt edge selection.
00 : both rising edge and falling edge of the selected bit to trigger interrupt
01 : rising edge of the selected bit to trigger interrupt
10 : falling edge of the selected bit to trigger interrupt
11 : reserved.
Note: If rop.0=0, PB0 is selected; If rop.0=1, PB7 is selected.
1 – 0
00
WO
PA0 or PA5 interrupt edge selection.
00 : both rising edge and falling edge of the selected bit to trigger interrupt
01 : rising edge of the selected bit to trigger interrupt
10 : falling edge of the selected bit to trigger interrupt
11 : reserved.
Note: If rop.1=0, PA0 is selected; If rop.1=1, PA5 is selected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com