Electronic Components Datasheet Search
  English  ▼

X  

CEC1712 Datasheet(PDF) 161 Page - Microchip Technology

Part # CEC1712
Description  Cryptographic Embedded Controller
PDF  338 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

CEC1712 Datasheet(HTML) 161 Page - Microchip Technology

Back Button CEC1712 Datasheet HTML 157Page - Microchip Technology CEC1712 Datasheet HTML 158Page - Microchip Technology CEC1712 Datasheet HTML 159Page - Microchip Technology CEC1712 Datasheet HTML 160Page - Microchip Technology CEC1712 Datasheet HTML 161Page - Microchip Technology CEC1712 Datasheet HTML 162Page - Microchip Technology CEC1712 Datasheet HTML 163Page - Microchip Technology CEC1712 Datasheet HTML 164Page - Microchip Technology CEC1712 Datasheet HTML 165Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 161 / 338 page
background image
 2020-2021 Microchip Technology Inc.
DS00003416C-page 161
CEC1712
13.9.2
TIMER PRELOAD REGISTER
13.9.3
TIMER STATUS REGISTER
13.9.4
TIMER INT ENABLE REGISTER
Offset
04h
Bits
Description
Type
Default
Reset
Event
31:0
PRE_LOAD
This is the value of the Timer pre-load for the counter. This is used
by H/W when the counter is to be restarted automatically; this will
become the new value of the counter upon restart.
The size of the Pre-Load value is the same as the size of the
counter.
- For 16 bit Basic Timer, bits 0 to 15 are r/w pre-load bits.
Bits 31 down to 16 are reserved. Reads of bits 31 down to
16 return 0 and writes have no effect.
- For 32 bit Basic Timer, bits 0 to 31 are r/w pre-load bits.
R/W
0h
Tim-
er_Re-
set
Offset
08h
Bits
Description
Type
Default
Reset
Event
31:0
Reserved
RES
-
-
0
EVENT_INTERRUPT
This is the interrupt status that fires when the timer reaches its
limit. This may be level or a self clearing signal cycle pulse, based
on the AUTO_RESTART bit in the Timer Control Register. If the
timer is set to automatically restart, it will provide a pulse, otherwise
a level is provided.
R/WC
0h
Tim-
er_Re-
set
Offset
0Ch
Bits
Description
Type
Default
Reset
Event
31:0
Reserved
RES
-
-
0
EVENT_INTERRUPT_ENABLE
This is the interrupt enable for the status EVENT_INTERRUPT bit
in the Timer Status Register
R/W
0h
Tim-
er_Re-
set



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com