 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LMK04832PAP/EM Datasheet(PDF) 40 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LMK04832PAP/EM Datasheet(HTML) 40 Page - Texas Instruments |
|
|
40 / 102 page  Table 8-6. Register Map (continued) ADDRESS [14:0] DATA[7:0] 23:8 7 6 5 4 3 2 1 0 0x13F PLL2_RCLK_ MUX 0 PLL2_NCLK_ MUX PLL1_NCLK_MUX FB_MUX FB_MUX_EN 0x140 PLL1_PD VCO_LDO_PD VCO_PD OSCin_PD SYSREF_GBL_ PD SYSREF_PD SYSREF_DDLY _PD SYSREF_PLSR _PD 0x141 DDLYd_ SYSREF_EN DDLYd12_EN DDLYd10_EN DDLYd8_EN DDLYd6_EN DDLYd4_EN DDLYd2_EN DDLYd0_EN 0x142 DDLYd_STEP_CNT 0x143 SYSREF_CLR SYNC_1SHOT_ EN SYNC_POL SYNC_EN SYNC_PLL2_ DLD SYNC_PLL1_ DLD SYNC_MODE 0x144 SYNC_DISSYS REF SYNC_DIS12 SYNC_DIS10 SYNC_DIS8 SYNC_DIS6 SYNC_DIS4 SYNC_DIS2 SYNC_DIS0 0x145 2 PLL1R_SYNC_ EN PLL1R_SYNC_SRC PLL2R_SYNC_ EN FIN0_DIV2_EN FIN0_INPUT_TYPE 0x146 CLKin_SEL_PIN _EN CLKin_SEL_PIN _POL CLKin2_EN CLKin1_EN CLKin0_EN CLKin2_TYPE CLKin1_TYPE CLKin0_TYPE 0x147 CLKin_SEL_ AUTO_ REVERT_EN CLKin_SEL_ AUTO_EN CLKin_SEL_MANUAL CLKin1_DEMUX CLKin0_DEMUX 0x148 0 0 CLKin_SEL0_MUX CLKin_SEL0_TYPE 0x149 0 SDIO_RDBK_ TYPE CLKin_SEL1_MUX CLKin_SEL1_TYPE 0x14A 0 0 RESET_MUX RESET_TYPE 0x14B LOS_TIMEOUT LOS_EN TRACK_EN HOLDOVER_ FORCE MAN_DAC_EN MAN_DAC[9:8] 0x14C MAN_DAC[7:0] 0x14D 0 0 DAC_TRIP_LOW 0x14E DAC_CLK_MULT DAC_TRIP_HIGH 0x14F DAC_CLK_CNTR 0x150 0 CLKin_OVERRI DE HOLDOVER_ EXIT_MODE HOLDOVER_ PLL1_DET LOS_EXTERNA L_INPUT HOLDOVER_ VTUNE_DET CLKin_SWITCH _CP_TRI HOLDOVER_ EN 0x151 0 0 HOLDOVER_DLD_CNT[13:8] 0x152 HOLDOVER_DLD_CNT[7:0] 0x153 0 0 CLKin0_R[13:8] 0x154 CLKin0_R[7:0] 0x155 0 0 CLKin1_R[13:8] 0x156 CLKin1_R[7:0] 0x157 0 0 CLKin2_R[13:8] 0x158 CLKin2_R[7:0] 0x159 0 0 PLL1_N[13:8] 0x15A PLL1_N[7:0] 0x15B PLL1_WND_SIZE PLL1_CP_TRI PLL1_CP_POL PLL1_CP_GAIN 0x15C 0 0 PLL1_DLD_CNT[13:8] 0x15D PLL1_DLD_CNT[7:0] 0x15E 0 0 0 HOLDOVER_EXIT_NADJ 0x15F PLL1_LD_MUX PLL1_LD_TYPE 0x160 0 0 0 0 PLL2_R 0x161 PLL2_R 0x162 PLL2_P 0 OSCin_FREQ PLL2_XTAL_EN PLL2_REF_2X_ EN 0x163 0 0 0 0 0 0 PLL2_N_CAL[17:16] 0x164 PLL2_N_CAL[15:8] 0x165 PLL2_N_CAL[7:0] 0x166 0 0 0 0 0 0 PLL2_N[17:16] LMK04832-SEP SNAS838A – OCTOBER 2022 – REVISED NOVEMBER 2022 www.ti.com 40 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: LMK04832-SEP |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
