Electronic Components Datasheet Search
  English  ▼

X  

LMK04832PAP/EM Datasheet(PDF) 21 Page - Texas Instruments

Part # LMK04832PAP/EM
Description  LMK04832-SEP Space Grade Ultra-Low-Noise JESD204B/C Dual-Loop Clock Jitter Cleaner
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

LMK04832PAP/EM Datasheet(HTML) 21 Page - Texas Instruments

Back Button LMK04832PAP/EM Datasheet HTML 17Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 18Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 19Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 20Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 21Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 22Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 23Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 24Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 102 page
background image
8.2 Functional Block Diagram
Figure 8-1 shows the high level block diagram.
CPOUT1
Internal Dual
Core VCO
Partially
Integrated
Loop Filter
PLL2
_REF
_2X_EN
OSCIN_P
OSCIN_N
FB_
MUX
2X
Control
Registers
STATUS_LD2
Device
Control
Input clock switching
and Holdover
CLKIN0_P
CLKIN0_N
CLKOUT6
CLKOUT8
SYSREF Div
Switchable CLKIN0/1/2
R Divider (1 to 16,383)
N1 Divider
(1 to 16,383)
R2 Divider
(1 to 4,095)
PLL 1
Phase
Detector/
Charge
Pump
PLL2
Phase
Detector/
Charge
Pump
N2 Divider
(1 to 262,143)
Clock Distribution Path
N2 Prescaler
(2 to 8)
OSCOUT_P/CLKIN2_P
CLKIN1_P/FIN_P/FBCLKIN_P
PLL1
_NCLK
_MUX
PLL2
_NCLK
_MUX
SYNC
STATUS_LD1
RESET/GPO
CLKIN_SEL0
CLKIN_SEL1
Fin1
SCK
SDIO
CS#
SPI
CLKin
MUX
Fin1
CLKin0
_OUT
_MUX
CLKin0
CLKin0
FB Mux
VCO_
MUX
÷ 2
FIN0_P
FIN0_N
CLKin1
_OUT
_MUX
Divider
(8 to 8191)
Pulser
CLKOUT13_N
CLKOUT13_P
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
CLKOUT0_N
CLKOUT0_P
CLKOUT1_N
CLKOUT1_P
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
CLKOUT2_N
CLKOUT2_P
CLKOUT3_N
CLKOUT3_P
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
CLKOUT4_N
CLKOUT4_P
CLKOUT5_N
CLKOUT5_P
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
D
SYSREF/SYNC
Distribution Path
SYSREF/SYNC Control
CLKIN1_N/FIN_N/FBCLKIN_N
OSCOUT_N/CLKIN2_N
MUX
Switching Control
D
MUX
VCO0
VCO1
CLKOUT12_N
CLKOUT12_P
CLKOUT11_N
CLKOUT11_P
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
CLKOUT10_N
CLKOUT10_P
CLKOUT9_N
CLKOUT9_P
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
CLKOUT8_N
CLKOUT8_P
CLKOUT7_N
CLKOUT7_P
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
CLKOUT6_N
CLKOUT6_P
Figure 8-1. High Level Block Diagram
www.ti.com
LMK04832-SEP
SNAS838A – OCTOBER 2022 – REVISED NOVEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
21
Product Folder Links: LMK04832-SEP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com