Electronic Components Datasheet Search
  English  ▼

X  

LMK04832PAP/EM Datasheet(PDF) 12 Page - Texas Instruments

Part # LMK04832PAP/EM
Description  LMK04832-SEP Space Grade Ultra-Low-Noise JESD204B/C Dual-Loop Clock Jitter Cleaner
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

LMK04832PAP/EM Datasheet(HTML) 12 Page - Texas Instruments

Back Button LMK04832PAP/EM Datasheet HTML 8Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 9Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 10Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 11Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 12Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 13Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 14Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 15Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 102 page
background image
6.6 Timing Requirements
VDD, VDD_A = 3.3 V ± 5 %, –55 °C ≤TA ≤ 125 °C. Typical values are at VDD = VDD_A = 3.3 V, 25 °C (unless otherwise
noted)
SYMBOL
PARAMETER
MIN
NOM
MAX
UNIT
Timing Requirements
tdS
Setup time for SDI edge to SCK rising edge
40
ns
tdH
Hold time for SDI edge to SCK rising edge
20
ns
tSCK
Period of SCK
400
ns
tHIGH
High width of SCK
120
ns
tLOW
Low width of SCK
120
ns
tCS
Setup time for CS# falling edge to SCK rising edge
40
ns
tCH
Hold time for CS# rising edge from SCK rising edge
40
ns
tDV
SCK falling edge to valid read back data
120
ns
6.7 Timing Diagram
Register programming information on the SDIO pin is clocked into a shift register on each rising edge of the
SCK signal. On the rising edge of the CS* signal, the register is sent from the shift register to the register
addressed. A slew rate of at least 30 V/µs is recommended for these signals. After programming is complete the
CS* signal should be returned to a high state. If the SCK or SDIO lines are toggled while the VCO is in lock, as is
sometimes the case when these lines are shared with other parts, the phase noise may be degraded during this
programming.
4-wire mode read back has same timing as SDIO pin.
R/W bit = 0 is for SPI write. R/W bit = 1 is for SPI read.
SDIO
(WRITE)
SCK
CS*
tc
H
tc
S
td
S
t
SC K
t
H IGH
t
LOW
td
H
SDIO
(Read)
R/W
A14
A13
D1
D0
D1
D0
td
V
A12 to A0,
D7 to D2
D7 to
D2
Figure 6-1. SPI Timing Diagram
LMK04832-SEP
SNAS838A – OCTOBER 2022 – REVISED NOVEMBER 2022
www.ti.com
12
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: LMK04832-SEP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com