Electronic Components Datasheet Search
  English  ▼

X  

LMK04832PAP/EM Datasheet(PDF) 11 Page - Texas Instruments

Part # LMK04832PAP/EM
Description  LMK04832-SEP Space Grade Ultra-Low-Noise JESD204B/C Dual-Loop Clock Jitter Cleaner
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

LMK04832PAP/EM Datasheet(HTML) 11 Page - Texas Instruments

Back Button LMK04832PAP/EM Datasheet HTML 7Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 8Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 9Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 10Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 11Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 12Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 13Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 14Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 102 page
background image
VDD, VDD_A = 3.3 V ± 5 %, –55 °C ≤TA ≤ 125 °C. Typical values are at VDD = VDD_A = 3.3 V, 25 °C (unless otherwise
noted)
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
CML Outputs
L(f)CLKOUT
Noise Floor
20 MHz Offset
–163
dBc/Hz
TR/TF
20% to 80% Rise/Fall Time
fOUT ≥ 1.5 GHz
CML 16 mA
140
ps
CML 24 mA
140
CML 32 mA
140
VOH
Output High Voltage
50 Ω pull up to Vcc, DC Measurement
Vcc-0.1
V
VOL
Output Low Voltage
50 Ω pull up to Vcc,
DC Measurement
CML 16 mA
Vcc–0.8
V
CML 24 mA
Vcc–1.1
CML 32 mA
Vcc–1.4
VOD
Output Voltage
50 Ω pull up to Vcc,
DC Measurement
CML 16 mA
680
mV
CML 24 mA
1000
CML 32 mA
1300
50 Ω pull up to Vcc,
DC Measurement, RL
= AC coupled 100 Ω,
250 MHz
CML 16 mA
550
mV
CML 24 mA
815
CML 32 mA
1070
Digital Outputs (CLKin_SELX,STATUS_LDX, and RESET/GPO,SDIO)
VOH
Output High Voltage
Vcc–0.4
V
VOL
Output Low Voltage
0.4
V
Digital Inputs
VIH
High-level input voltage
1.2
V
VIL
Low-level input voltage
0.5
V
IIH
High-level input current
RESET/GPO,SYNC,SCK,SDIO, CS#
80
uA
SYNC
VIH = VCC
25
IIL
Low-level input current
CLKINX_SEL,RESET/GPO,SYNC,SCK,SDIO,
CS#
–5
5
uA
IIL
Low-level input current
SYNC
VIL = 0 V
–5
5
(1)
Use the TICS Pro tool to calculate Icc for a specific configuration
(2)
Device will function with slew rate as low as 0.15 V/ns, however a slew rate of 0.5 V/ns or higher is recommended to get the best
phase noise performance.
(3)
See Differential Voltage Measurement Terminology for definition of VID and VOD voltages.
(4)
The normalized PLL 1/f noise is a specification in modeling PLL in-band phase noise is that is close to the carrier and has a
characteristic 10 dB/decade slope. PN10 kHz is normalized to a 10 kHz offset and a 1 GHz carrier frequency. PN10 kHz =
LPLL_flicker(10 kHz) - 20 log(fOUT/ 1 GHz), where LPLL_flicker(f) is the single side band phase noise of only the flicker noise's
contribution to total noise, L(f). To measure LPLL_flicker(f) it is important to be on the 10 dB/decade slope close to the carrier. A high
compare frequency and a clean crystal are important to isolating this noise source from the total phase noise, L(f). LPLL_flicker(f)
can be masked by the reference oscillator performance if a low-power or noisy source is used. The total PLL in-band phase noise
performance is the sum of LPLL_flicker(f) and LPLL_flat(f)
(5)
The PLL figure of merit is a normalized metric used to quantify the flat portion of the in-band phase noise. It is calculated as PN_FOM
= LPLL_flat(f) - 20 log(N) - 10 log(fPDX). LPLL_flat(f) is the single side band phase noise measured at an offset frequency, f, in a 1 Hz
bandwidth and fPDX is the phase detector frequency of the synthesizer. LPLL_flat(f) contributes to the total noise, L(f). This metric is
measured using a CLKIN input. If the OSCin input is used, the metric is about 2 dB worse.
(6)
This parameter is programmable to more states than are shown in the electrical specifications
(7)
Maximum Allowable Temperature Drift for Continuous Lock is how far the temperature can drift in either direction from the value it was
at the time that the 0x168 register was last programmed with PLL2_FCAL_DIS = 0, and still have the part stay in lock. The action
of programming the 0x168 register, even to the same value, activates a frequency calibration routine. This implies the part will work
over the entire frequency range, but if the temperature drifts more than the maximum allowable drift for continuous lock, then it will be
necessary to reload the appropriate register to ensure it stays in lock. This parameter is indirectly tested.
www.ti.com
LMK04832-SEP
SNAS838A – OCTOBER 2022 – REVISED NOVEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
11
Product Folder Links: LMK04832-SEP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com