Electronic Components Datasheet Search
  English  ▼

X  

PM73121 Datasheet(PDF) 112 Page - PMC-Sierra, Inc

Part # PM73121
Description  AAL1 Segmentation And Reassembly Processor
PDF  223 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM73121 Datasheet(HTML) 112 Page - PMC-Sierra, Inc

Back Button PM73121 Datasheet HTML 108Page - PMC-Sierra, Inc PM73121 Datasheet HTML 109Page - PMC-Sierra, Inc PM73121 Datasheet HTML 110Page - PMC-Sierra, Inc PM73121 Datasheet HTML 111Page - PMC-Sierra, Inc PM73121 Datasheet HTML 112Page - PMC-Sierra, Inc PM73121 Datasheet HTML 113Page - PMC-Sierra, Inc PM73121 Datasheet HTML 114Page - PMC-Sierra, Inc PM73121 Datasheet HTML 115Page - PMC-Sierra, Inc PM73121 Datasheet HTML 116Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 223 page
background image
PMC-Sierra, Inc.
PM73121 AAL1gator II
PMC-980620
,VVXH
AAL1 SAR Processor
Data Sheet
QSPQSD@U6S`Ã6I9Ã8PIAD9@IUD6GÃUPÃQH8TD@SS6ÃDI8Ã6I9ÃAPSÃDUTÃ8VTUPH@ST¶ÃDIU@SI6GÃVT@

6.2
Receive Side Line Interface Timing
Figure 59, Figure 60, Figure 61 on page 96, and Figure 62 on page 96 show the receiver transmits
data to the lines for low-speed applications. These lines typically interface with the transmit input
portion of the corresponding framer. The AAL1gator II drives the same signaling data onto TL_
SIG during each frame of a multiframe. Data is output off the rising edge of TL_CLK, and TL_
FSYNC and TL_MSYNC are sampled using the falling edge of TL_CLK. The timing parameters
are explained in the tables following the figures.
The format of signaling data on the TL_SIG output is dependent on the framer operating mode.
When operating in T1 mode, the AAL1gator II drives signaling only on the lower four bits of each
timeslot as shown in Table 15 on page 93 and Figure 60. In all cases, signaling data is driven on
the TL_SIG pin for all frames of each multiframe.
The rising edge of TL_FSYNC should occur only during the frame (F) bit of the T1 data stream.
The rising edge of TL_MSYNC should occur only during the F bit that starts each 12-frame (SF)
or 24-frame (ESF) multiframe. If a sync input occurs when it is not expected, the AAL1gator II
will resync to the new structure. The sync pulses do not have to be driven every frame or multi-
frame.
Figure 59.
Receive Side Low-Speed Interface Bit Timing
Symbol
Parameter
Signals
Min
Max
Unit
Fc
Clock frequency
TL_CLK
15
MHz
Tcp
Clock pulse width
TL_CLK
10
ns
Tsu
Clock setup
TL_MSYNC, TL_FSYNC
5
ns
Th
Clock hold
TL_MSYNC, TL_FSYNC
1
ns
Tq
Clock-to-output delay
TL_SIG, TL_SER
2
14
ns
Tsu
Tcp
Tcp
Tcp
Fc
Fc
Tcp
Th
Tq
TL_CLK(i)
TL_FSYNC(i)
TL_MSYNC(i)
TL_SIG(o)
TL_SER(o)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com