Electronic Components Datasheet Search
  English  ▼

X  

PM73121 Datasheet(PDF) 114 Page - PMC-Sierra, Inc

Part # PM73121
Description  AAL1 Segmentation And Reassembly Processor
PDF  223 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM73121 Datasheet(HTML) 114 Page - PMC-Sierra, Inc

Back Button PM73121 Datasheet HTML 110Page - PMC-Sierra, Inc PM73121 Datasheet HTML 111Page - PMC-Sierra, Inc PM73121 Datasheet HTML 112Page - PMC-Sierra, Inc PM73121 Datasheet HTML 113Page - PMC-Sierra, Inc PM73121 Datasheet HTML 114Page - PMC-Sierra, Inc PM73121 Datasheet HTML 115Page - PMC-Sierra, Inc PM73121 Datasheet HTML 116Page - PMC-Sierra, Inc PM73121 Datasheet HTML 117Page - PMC-Sierra, Inc PM73121 Datasheet HTML 118Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 114 / 223 page
background image
PMC-Sierra, Inc.
PM73121 AAL1gator II
PMC-980620
,VVXH
AAL1 SAR Processor
Data Sheet
QSPQSD@U6S`Ã6I9Ã8PIAD9@IUD6GÃUPÃQH8TD@SS6ÃDI8Ã6I9ÃAPSÃDUTÃ8VTUPH@ST¶ÃDIU@SI6GÃVT@

6.3
Transmit UTOPIA Timing
6.3.1
TUTOPIA as the ATM Layer Device
The transmit ATM UTOPIA timing signals are compatible with the ATM Forum UTOPIA Level
1 byte-by-byte specification (refer to Appendix B, “References”, on page 203). Table 17 indicates
the transmit UTOPIA signal names and their corresponding UTOPIA designations. The interface
will not assert /TATM_EN at the beginning of a cell unless it has a full cell to send. After the
AAL1gator II detects /TATM_FULL asserted, it deasserts /TATM_EN two TATM_CLK cycles
later. Refer to section 3.4 “Transmit UTOPIA Interface Block (TUTOPIA)” on page 41 for addi-
tional information.
Figure 63 illustrates the transmit ATM UTOPIA timing.
Table 17.
Transmit Signal Names and Corresponding UTOPIA Designations
Signal Name
UTOPIA Name
TATM_DATA
TxDATA
TATM_SOC
TxSOC
/TATM_EN
TxEnb*
/TATM_FULL
TxFull*
TATM_CLK
TxClk
Figure 63.
Transmit UTOPIA ATM Timing
Symbol
Parameter
Signals
Min
Max
Unit
Fc
Clock frequency
TATM_CLK
33
MHz
Tdc
Clock duty cycle
TATM_CLK
45
55
%
Tsu
Clock setup
/TATM_FULL
5
ns
Th
Clock hold
/TATM_FULL
1
ns
Tq
Clock-to-output delay
TATM_SOC, /TATM_EN
2
12
ns
Tq
Clock-to-output delay
TATM_DATA
2
13
ns
Tdc
Tdc
Fc
Fc
Th
Tsu
Tq
53
01
02
03
04
05
06
07
TATM_CLK(i)
/TATM_FULL(i)
/TATM_EN(o)
TATM_SOC(o)
TATM_DATA(o)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com