Electronic Components Datasheet Search
  English  ▼

X  

PM73121 Datasheet(PDF) 116 Page - PMC-Sierra, Inc

Part # PM73121
Description  AAL1 Segmentation And Reassembly Processor
PDF  223 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM73121 Datasheet(HTML) 116 Page - PMC-Sierra, Inc

Back Button PM73121 Datasheet HTML 112Page - PMC-Sierra, Inc PM73121 Datasheet HTML 113Page - PMC-Sierra, Inc PM73121 Datasheet HTML 114Page - PMC-Sierra, Inc PM73121 Datasheet HTML 115Page - PMC-Sierra, Inc PM73121 Datasheet HTML 116Page - PMC-Sierra, Inc PM73121 Datasheet HTML 117Page - PMC-Sierra, Inc PM73121 Datasheet HTML 118Page - PMC-Sierra, Inc PM73121 Datasheet HTML 119Page - PMC-Sierra, Inc PM73121 Datasheet HTML 120Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 223 page
background image
PMC-Sierra, Inc.
PM73121 AAL1gator II
PMC-980620
,VVXH
AAL1 SAR Processor
Data Sheet
QSPQSD@U6S`Ã6I9Ã8PIAD9@IUD6GÃUPÃQH8TD@SS6ÃDI8Ã6I9ÃAPSÃDUTÃ8VTUPH@ST¶ÃDIU@SI6GÃVT@

6.3.3
TUTOPIA as the PHY Layer Device in Multi-PHY (MPHY) Mode
The TUTOPIA block functions as a receive UTOPIA block when in MPHY mode. The receive
MPHY UTOPIA timing signals are compatible with the ATM Forum UTOPIA Level 2 MPHY
specification. Table 18 on page 98 indicates the AAL1gator II receive MPHY UTOPIA signal
names and their corresponding UTOPIA designations. The AAL1gator II will not drive RPHY_
CLAV unless /RPHY_ADDR was low the previous cycle. The value driven is dependent on
whether or not the AAL1gator II has a complete cell to send. RPHY_DATA and RPHY_SOC are
tristate, except for the cycles following ones in which /RPHY_EN is active and the AAL1gator II
was selected. The AAL1gator II is selected only if on the falling edge of /RPHY_EN, /RPHY_
ADDR is low. RPHY_SOC indicates the start of a new cell. RPHY_CLAV goes inactive one
cycle after the last data byte has been output if /RPHY_ADDR is low at the time. Figure 65 shows
the data output timing for the TUTOPIA block in MPHY mode. The timing parameters used in
Figure 65 are defined in the table following the figure. All output timing delays assume a capaci-
tive loading of 50 pF. Refer to section 3.4 “Transmit UTOPIA Interface Block (TUTOPIA)” on
page 41 for additional information.
Symbol
Parameter
Signal
Min
Max
Unit
RPHY_CLK frequency
33
MHz
Tdc
RPHY_CLK duty cycle
45
55
%
Thd
RPHY_CLK hold time
/RPHY_EN
1
ns
Tq
RPHY_CLK-to-output delay
RPHY_CLAV, RPHY_SOC
2
12
ns
Tsu
RPHY_CLK setup time
/RPHY_EN
5
ns
Tq
RPHY_CLK-to-output delay
RPHY_DATA
2
13
ns
Figure 65.
TUTOPIA MPHY Timing
D1
D2
D3
Tq
Tq
Tq
Tsu
Thd
Tdc
Tdc
RPHY_CLK(i)
/RPHY_ADDR(i)
RPHY_CLAV(o)
RPHY_SOC(o)
RPHY_DATA(o)
/RPHY_EN(i)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com