Electronic Components Datasheet Search
  English  ▼

X  

PM73121 Datasheet(PDF) 128 Page - PMC-Sierra, Inc

Part # PM73121
Description  AAL1 Segmentation And Reassembly Processor
PDF  223 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM73121 Datasheet(HTML) 128 Page - PMC-Sierra, Inc

Back Button PM73121 Datasheet HTML 124Page - PMC-Sierra, Inc PM73121 Datasheet HTML 125Page - PMC-Sierra, Inc PM73121 Datasheet HTML 126Page - PMC-Sierra, Inc PM73121 Datasheet HTML 127Page - PMC-Sierra, Inc PM73121 Datasheet HTML 128Page - PMC-Sierra, Inc PM73121 Datasheet HTML 129Page - PMC-Sierra, Inc PM73121 Datasheet HTML 130Page - PMC-Sierra, Inc PM73121 Datasheet HTML 131Page - PMC-Sierra, Inc PM73121 Datasheet HTML 132Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 223 page
background image
PMC-Sierra, Inc.
PM73121 AAL1gator II
PMC-980620
,VVXH
AAL1 SAR Processor
Data Sheet
QSPQSD@U6S`Ã6I9Ã8PIAD9@IUD6GÃUPÃQH8TD@SS6ÃDI8Ã6I9ÃAPSÃDUTÃ8VTUPH@ST¶ÃDIU@SI6GÃVT@

AAL1gator II-initiated access. Since all address bits, except ADDR17, are ignored for command
register write operations (unless PROC_TEST_ACCESS is set (refer to “(Reserved)” on page
165)), the timing of the lower 16 address bits is not critical for this operation and is not shown.
Internally, a delayed version of SYS_CLK is used to latch the data. Since this internal clock is not
visible on the outside, no setup or hold times are given. As long as the output enable and output
disable delay of the external data buffer meet the parameters in the following table, the setup and
hold time of the internal clock will be met.
At the following clock cycle (4), /PROC_ACK is activated and /SP_DATA_EN and /SP_ADD_
EN are deactivated. The relative skew of these signals guarantees sufficient hold time. To elimi-
nate bus contention, a recovery cycle is inserted between the microprocessor access and any sub-
sequent access. /PROC_ACK is held active until /PROC_CS is deactivated.
Cycles (1) and (2) are grouped together in Figure 73 for the sake of convenience. These are nor-
mally two separate clock cycles.
NOTE: The timing characteristics (indicated by asterisks in the table following Figure 73)
are based on external component requirements.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com