| Electronic Components Datasheet Search |
|
GL843 Datasheet(PDF) 61 Page - GENESYS LOGIC |
|
|
|||||||||||||||||||||||||||||
GL843 Datasheet(HTML) 61 Page - GENESYS LOGIC |
|
61 / 84 page ![]() GL843 High Speed USB2.0 With ADF 2-in-1 Scanner Controller For 3x ©2000-2006 Genesys Logic Inc. - All rights reserved. Page 61 Offset 9Eh ……..……..………………....………..…………..….………..…..…. Default value = 8’h00 X SEL3INV TGSTIME2 TGSTIME1 TGSTIME0 TGWTIME2 TGWTIME1 TGWTIME0 X R/W R/W R/W R/W R/W R/W R/W 7 RESERVED - 6 SEL3INV To invert SEL3 signals for NEC8884. 5-3 TGSTIME[2:0] To set the times of TGSHLD[4:0] . So , the width is TGSHLD[4:0]* 2 TGSTIME 2-0 TGWTIME[2:0] To set the times of TGW[5:0] . So, the width is TGW[5:0]* 2 TGWTIME Offset 9Fh ……..……..………………....………..…………..….………..…..…. Default value = 8’h00 LCDCTL LCMCTL EPROMCTL TGCTL MPUCTL MOTMPU NEC8884 DPI960 R/W R/W R/W R/W R/W R/W R/W R/W 7 LCDCTL To control LCD timing when LCD function is enabled. 6 LCMCTL To control LCD timing when LCM function is enabled. 5 EPROMCTL To control LCD timing when EEPROM function is enabled. 4 TGCTL To enable special CCD TG modes. 3 MPUCTL To enable work styles when designer use internal RISC CPU. 2 MOTMPU To select motor trigger output to MPU. The MPU can process the trigger signal. Note: If designer set MOTMPU=1 then he must set ACDCDIS=1. 1 NEC8884 To enable NEC8884 SEL3 function. 0 DPI9600 To enable 9600d resolution. Offset A0h ……..……..………………....………..…………..….………..…..…. Default value = 8’h00 X X LNOFSET5 LNOFSET4 LNOFSET3 LNOFSET2 LNOFSET1 LNOFSET0 X X R/W R/W R/W R/W R/W R/W 7-6 RESERVED - 5-0 LNOFSET[5:0] Line difference of R, G, B in packing three channels to one color line. Offset A1h ……..……..………………....………..…………..….………..…..…. Default value = 8’h00 X X X STGSET4 STGSET3 STGSET2 STGSET1 STGSET0 X X X R/W R/W R/W R/W R/W 7-5 RESERVED - 4-0 STGSET[4:0] Line difference of stagger CCD between even and odd lines in packing them to the same color line. Offset A2h ……..……..………………....………..…………..….………..…..…. Default value = 8’h00 X X X RFHSET4 RFHSET3 RFHSET2 RFHSET1 RFHSET0 X X X R/W R/W R/W R/W R/W 7-5 RESERVED - 4-0 RFHSET[4:0] Refresh time of SDRAM. The unit is 2us. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |