| Electronic Components Datasheet Search |
|
TMPR3916 Datasheet(PDF) 107 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR3916 Datasheet(HTML) 107 Page - Toshiba Semiconductor |
|
107 / 225 page ![]() Chapter 4 Interrupt Controller (INTC) Preliminary 4-2 4.2 Registers Register Overview Name Phys. Address (hex) Function IRQR 1C04 0000 Indicates interrupt sources IMASKR 1C04 0004 Enables/ disables interrupts ILEXT 1C04 0008 Edge/ level detection of external interrupts Interrupt Request Register (IRQR), Interrupt Mask Register (IMASKR) IRQR: If an interrupt occurs, the corresponding bit is set to 1. Writing 0 to a bit resets the contents. Writing 1 to a bit does not change the contents. IMASKR: 1 = enables interrupt 0 = disables interrupt (an incoming interrupt will be stored in IRQR, but no interrupt request will be sent to CPU) Bit 3130 292827 262524 Name EXT2 EXT1 EXT0 GDC DMAC1 DMAC0 T1 T0 Bit 2322 212019 181716 Name MPWM (1) SEIEXC CAN1EXC CAN0EXC SIO3EXC SIO2EXC SIO1EXC SIO0EXC Bit 1514 131211 10 9 8 Name PWM PORT SEITX SEIRX CAN1TX CAN1RX CAN0TX CAN0RX Bit 7 6 543 210 Name SIO3TX SIO3RX SIO2TX SIO2RX SIO1TX SIO1RX SIO0TX SIO0RX (1) Only in IMASKR, in IRQR this bit is wired to zero Bit Name Cause of Interrupt Reset Value R/W 31 EXT2 External interrupt 2 0R/W 30 EXT1 External interrupt 1 0R/W 29 EXT0 External interrupt 0 0R/W 28 GDC Vertical or horizontal sync. on GDC 0R/W 27 DMAC1 DMA on channel 1 finished or error on channel 1 0R/W 26 DMAC0 DMA on channel 0 finished or error on channel 0 0R/W 25 T1 Periodic timer 1 0R/W 24 T0 Periodic timer 0 0R/W 23 MPWM Overflow on PWM timer enable (only in IMASKR, in IRQR this bit is wired to zero) 0 R/W 22 SEI EXC Exception during TXSEI transfer 0R/W 21 CAN1 EXC Status change in TXCAN1 0R/W 20 CAN0 EXC Status change in TXCAN0 0R/W 19 SIO3 EXC Exception during serial I/O on UART channel 3 0R/W 18 SIO2 EXC Exception during serial I/O on UART channel 2 0R/W 17 SIO1 EXC Exception during serial I/O on UART channel 1 0R/W 16 SIO0 EXC Exception during serial I/O on UART channel 0 0R/W |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |