Electronic Components Datasheet Search
  English  ▼

X  

TMPR3916 Datasheet(PDF) 108 Page - Toshiba Semiconductor

Part # TMPR3916
Description  32-Bit TX System RISC TX39 Family TMPR3916
PDF  225 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR3916 Datasheet(HTML) 108 Page - Toshiba Semiconductor

Back Button TMPR3916 Datasheet HTML 104Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 105Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 106Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 107Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 108Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 109Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 110Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 111Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 112Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 225 page
background image
Chapter 4 Interrupt Controller (INTC)
Preliminary
4-3
Bit
Name
Cause of Interrupt
Reset
Value
R/W
15
PWM
PWM counter reached compare value or
overflow of PWM counter if enabled by bit 23 of IMASKR
0
R/W
14
PORT
Interrupt from PORT module
0R/W
13
SEI TX
Transmission on TXSEI finished
0R/W
12
SEI RX
Reception on TXSEI finished
0R/W
11
CAN1 TX
Transmission on TXCAN1 finished
0R/W
10
CAN1 RX
Reception on TXCAN1 finished
0R/W
9
CAN0 TX
Transmission on TXCAN0 finished
0R/W
8
CAN0 RX
Reception on TXCAN0 finished
0R/W
7
SIO3 TX
Transmission on UART channel 3 finished
0R/W
6
SIO3 RX
Reception on UART channel 3 finished
0R/W
5
SIO2 TX
Transmission on UART channel 2 finished
0R/W
4
SIO2 RX
Reception on UART channel 2 finished
0R/W
3
SIO1 TX
Transmission on UART channel 1 finished
0R/W
2
SIO1 RX
Reception on UART channel 1 finished
0R/W
1
SIO0 TX
Transmission on UART channel 0 finished
0R/W
0
SIO0 RX
Reception on UART channel 0 finished
0R/W
ILEXT
The register ILEXT controls edge or level detection of all external interrupt pins. When edge detection is
enabled, an interrupt is caused on falling edge.
When level detection is enabled, an interrupt is caused on low level. On level detection the bits in IRQR
show the current level of the external interrupt pin. Before you can clear the interrupt, the external interrupt
signal must be set to 1.
Bit
31302928
27
0
Name
LEXT2
LEXT1
LEXT0
Bit
Name
Function
Reset
Value
R/W
31
Wired to zero
0R
30
LEXT2
0 = Edge detection on external interrupt 2 (falling edge)
1 = Level detection on external interrupt 2 (low level)
0
R/W
29
LEXT1
0 = Edge detection on external interrupt 1 (falling edge)
1 = Level detection on external interrupt 1 (low level)
0
R/W
28
LEXT0
0 = Edge detection on external interrupt 0 (falling edge)
1 = Level detection on external interrupt 0 (low level)
0
R/W
27:0
Wired to zero
0R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com