Avance Logic Inc.
ALS300
7
SD7
GD7
SD6
GD6
SD5
GD5
SD4
GD4
SD3
invert of GD3
SD2
invert of GD2
SD1
invert of GD1
SD0
invert of GD0
GAMEPORT = GAMEBASE+0-7h
MPU401 mode definition :
Standard-MPU401 Mode : (CR3.5=0)
Data access is identical to MPU401. Please refer to MIDI programming.
Special-MPU401 Mode : (CR3.5=1)
In this mode, any data write via MPU401 data port will store in RAM and will not send out
via MIDIOUT. Read RAM-DATA will fetch data from RAM. When RAM is not empty, ALS300 will
generate an IRQ via MPU401 IRQ line. Note that the RAM is implemented as FIFO.
Writing RAM-CNT will acknowledge special MPU401 IRQ.
RAM-CNT
R/W
Default : 80h
bit 7
RAM empty flag
0
Non-empty
1
Empty
bit 6~0 RAM write pointer
Write this register will acknowledge special MPU401 IRQ.
RAM-DATA
Read only
bit 7~0 MIDI-DATA in Special-MPU401 mode
FM synthesizer :
Refer to “ALS120 FM synthesizer specification“
ESP Register Definition:
ESP-RESET-PORT:
Write only
Bit 0
0
normal
1
reset ESP
Bit 7..1
X
reserved
ESP_RESET should do the following things:
a.
Reset ESP to no operation status and clear ESP busy flag.
b.
Flush primary output FIFO.
c.
Reset any flag that may affect command execution.
d.
Reset data latched by SB D/A to middle range.
e.
Reset sample frequency to 44.1KHz.
f.
Reset DMA block length to 0x7ff.
ESP-RD-STATUS
Read only
Bit 7
0
no data on ESP-READ-DATA
1
data available at ESP-READ-DATA port
Bit 6..0
X
reserved (same as ESP-READ-DATA bit 6..0)
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
