Electronic Components Datasheet Search
  English  ▼

X  

SH7101 Datasheet(PDF) 103 Page - Renesas Technology Corp

Part # SH7101
Description  32-Bit RISC Microcomputer
PDF  486 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7101 Datasheet(HTML) 103 Page - Renesas Technology Corp

Back Button SH7101 Datasheet HTML 99Page - Renesas Technology Corp SH7101 Datasheet HTML 100Page - Renesas Technology Corp SH7101 Datasheet HTML 101Page - Renesas Technology Corp SH7101 Datasheet HTML 102Page - Renesas Technology Corp SH7101 Datasheet HTML 103Page - Renesas Technology Corp SH7101 Datasheet HTML 104Page - Renesas Technology Corp SH7101 Datasheet HTML 105Page - Renesas Technology Corp SH7101 Datasheet HTML 106Page - Renesas Technology Corp SH7101 Datasheet HTML 107Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 486 page
background image
6. Interrupt Controller (INTC)
Rev.2.00 Sep. 27, 2007 Page 69 of 448
REJ09B0394-0200
6.3.1
Interrupt Control Register 1 (ICR1)
ICR1 is a 16-bit register that sets the input signal detection mode of the external interrupt input
pins NMI and
IRQ0 to IRQ3 and indicates the input signal level at the NMI pin.
Bit
Bit Name
Initial
Value
R/W
Description
15
NMIL
1/0
R
NMI Input Level
Sets the level of the signal input to the NMI pin. This bit
can be read to determine the NMI pin level. This bit
cannot be modified.
0: NMI input level is low
1: NMI input level is high
14 to 9
⎯
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
8
NMIE
0
R/W
NMI Edge Select
0: Interrupt request is detected on falling edge of NMI
input (Initial value)
1: Interrupt request is detected on rising edge of NMI
input
7
IRQ0S
0
R/W
IRQ0 Sense Select
This bit sets the IRQ0 interrupt request detection mode.
0: Interrupt request is detected on low level of IRQ0 input
1: Interrupt request is detected on edge of IRQ0 input
(edge direction is selected by ICR2)
6
IRQ1S
0
R/W
IRQ1 Sense Select
This bit sets the IRQ1 interrupt request detection mode.
0: Interrupt request is detected on low level of IRQ1 input
1: Interrupt request is detected on edge of IRQ1 input
(edge direction is selected by ICR2)
5
IRQ2S
0
R/W
IRQ2 Sense Select
This bit sets the IRQ2 interrupt request detection mode.
0: Interrupt request is detected on low level of IRQ2 input
1: Interrupt request is detected on edge of IRQ2 input
(edge direction is selected by ICR2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com