| Electronic Components Datasheet Search |
|
7480 Datasheet(PDF) 182 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7480 Datasheet(HTML) 182 Page - Renesas Technology Corp |
|
182 / 337 page ![]() 7480 Group and 7481 Group User's Manual 1-165 1.19 Power Saving Function HARDWARE (2) Edge Polarity Selection Register The edge polarity selection register consists of the bits that select the polarity of the valid edge of INT and CNTR pins, as well as the bit that selects the valid/invalid of key-on wakeup. Figure 1.19.4 shows the edge polarity selection register. Figure 1.19.4 Edge Polarity Selection Register Edge polarity selection register b5 b6 b7 b4 b3 b2 b1 b0 b Name Function At reset 1 2 3 4 5 6 7 0 0 0 0 0 Undefined 0 Edge polarity selection register (EG) [Address 00D416] INT0 edge selection bit INT1 edge selection bit 0: In event count mode, rising edge counted. : In pulse output mode, operation started at HIGH level output. : In pulse period measurement mode, a period from falling edge until falling edge measured. : In pulse width measurement mode, HIGH-level period measured. : In programmable one-shot output mode, one-shot HIGH pulse generated after operation started at LOW level output. : Interrupt request is generated by detecting falling edge. 1: In event count mode, falling edge counted. : In pulse output mode, operation started at LOW level output. : In pulse period measurement mode, a period from rising edge until rising edge measured. : In pulse width measurement mode, LOW-level period measured. : In programmable one-shot output mode, one-shot LOW pulse generated after operation started at HIGH level output. : Interrupt request is generated by detecting rising edge. CNTR0 edge selection bit CNTR1 edge selection bit INT1 source selection bit at STP or WIT 0 : P31/INT1 1 : P00–P07 LOW level (for key-on wake-up) 0 : Falling edge 1 : Rising edge 0 : Falling edge 1 : Rising edge Not implemented. Writing to this bit is disabled. This bit is undefined at reading. Not implemented. Writing to these bits are disabled. These bits are undefined at reading. Note: When setting bits 0 to 3, the interrupt request bit may be set to ‘1’. After setting the following, enable the interrupt. Disable interrupts Set the edge polarity selection register Set the interrupt request bit to ‘0’ Undefined Undefined RW O O O O O O O O O × O Undefined × Undefined × Undefined |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |