Electronic Components Datasheet Search
  English  ▼

X  

7480 Datasheet(PDF) 228 Page - Renesas Technology Corp

Part # 7480
Description  8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 7470 SERIES
PDF  337 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7480 Datasheet(HTML) 228 Page - Renesas Technology Corp

Back Button 7480 Datasheet HTML 224Page - Renesas Technology Corp 7480 Datasheet HTML 225Page - Renesas Technology Corp 7480 Datasheet HTML 226Page - Renesas Technology Corp 7480 Datasheet HTML 227Page - Renesas Technology Corp 7480 Datasheet HTML 228Page - Renesas Technology Corp 7480 Datasheet HTML 229Page - Renesas Technology Corp 7480 Datasheet HTML 230Page - Renesas Technology Corp 7480 Datasheet HTML 231Page - Renesas Technology Corp 7480 Datasheet HTML 232Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 228 / 337 page
background image
7480 Group and 7481 Group User's Manual
2-13
APPLICATIONS
Figure 2.2.13 Communications Control Procedure Example
2.2 Timer X and Timer Y
Initialize
CNTR0 interrupt service routine
Read value from timer X ?
C
←0
C
←1
rCOUNT = 8 ?
rWORK
←0016
rDATA
←rWORK
Processing against
error generation
ROR rWORK
rWORK(Internal RAM)
C
rCOUNT
←rCOUNT + 1
rCOUNT
←0016
RTI
Y
N
006416 through 00C716 (Note 3)
012C16 through018F16 (Note 4)
01F416 through 025716 (Note 5)
02BC16 through 031F16 (Note 6)
Others
Timer X interrupt service routine processing
RTI
Error-recovery processing
Timer X is read out (Note 2).
Set timer X mode register
TXM(Address 00F616)
Pulse width measurement mode
RESET(Note 1)
Set timer XY control register
TXYCON(Address 00F816)
Timer X count start
0
SEI
Timer X count source: f(XIN)/8
Timer X interrupt request bit
← 0
CNTR0 interrupt request bit
← 0
Timer X interrupt enable bit
← 1
CNTR0 interrupt enable bit
← 1
CLI
×× 01 1
01
×
C
rDATA
rWORK
rCOUNT
: Carry Flag
: RAM for received data (1 byte)
: RAM for receiving data (2 bytes)
: RAM for counting data (1 byte)
CNTR0 edge selection bit
← 0(HIGH width measured)
b7
b0
b7
b0
b7
b0
Notes 1: After system is released from reset
• Timer X stop control bit = 1 (count stopped)
• CNTR0 edge selection bit = 0 (HIGH pulse width measured)
• Pin P40/CNTR0: input mode
2: Read from timer X in order of high-order to low-order byte.
3: 100 to 199 (Data pulse ‘0’)
4: 300 to 399 (Data pulse ‘1’)
5: 500 to 599 (Start pulse)
6: 700 to 799 (Stop pulse)
Port P40 (alternative function of CNTR0) is set to input.
RTI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com