| Electronic Components Datasheet Search |
|
ST7787 Datasheet(PDF) 173 Page - Sitronix Technology Co., Ltd. |
|
|
|||||||||||||||||||||||||||||
ST7787 Datasheet(HTML) 173 Page - Sitronix Technology Co., Ltd. |
|
173 / 217 page ![]() ST7787 Ver. 1.7 2008.04.18 173 10.2.7 DISSET5 (B6h): Display Function set 5 B6H DISSET (Display Function set 5) Inst / Para D/CX WRX RDX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 (Code) DISSET5 0 ↑ 1 - 1 0 1 1 0 1 1 0 (B6h) 1 st Parameterr 1 ↑ 1 - --- --- NO1 NO0 STD1 STD0 EQ1 EQ0 02h 2 nd Paramete 1 ↑ 1 - --- --- --- --- PTG1 PTG0 PT1 PT0 02h NOTE: “-“ Don’t care Description -1st parameter: Set output waveform relation. -NO[1:0]: Set the amount of non-overlap of the gate output NO[1:0] Amount of non-overlap of the gate output Refer the Internal oscillator Refer the PCLK 00 0 2 clock cycle 8 clock cycle 01 1 4 clock cycle 16 clock cycle 10 2 8 clock cycle 32 clock cycle 11 3 10 clock cycle 40 clock cycle -SDT[1:0]: Set delay amount from gate signal falling edge of the source output. SDT[1:0] Amount of non-overlap of the gate output Refer the Internal oscillator Refer the PCLK 00 0 1 clock cycle 4 clock cycle 01 1 2 clock cycle 8 clock cycle 10 2 3 clock cycle 12 clock cycle 11 3 4 clock cycle 16 clock cycle -EQ[1:0]: Set the Equalizing period -2nd parameter: Set the output waveform in non-display area. -PTG[1:0]: Determine gate output in a non-display area in the partial mode -PT[1:0]: Determine Source /VCOM output in a non-display area in the partial mode EQ[1:0] Amount of non-overlap of the gate output Refer the Internal oscillator Refer the PCLK 00 0 0 clock cycle 0 clock cycle 01 1 4 clock cycle 16 clock cycle 10 2 6 clock cycle 24 clock cycle 11 3 8 clock cycle 32 clock cycle PTG[1:0] Gate output in a non-display area 00 0 Normal scan 01 1 Fix on VGL 10 2 Fix on VGL 11 3 Fix on VGL Source output on non-display area VCOM output on non-display area PT[1:0] Positive Negative Positive Negative 00 0 V63 V0 VCOML VCOMH 01 1 V0 V63 VCOML VCOMH 10 2 AGND AGND AGND AGND 11 3 Hi-z Hi-z AGND AGND Restriction -If this register not using the register need be reserved. Gn Gate Non-overlap period Gn+1 Sn VCOM Delay time for source output EQ period |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |