Electronic Components Datasheet Search
  English  ▼

X  

TMPR28051 Datasheet(PDF) 19 Page - Agere Systems

Part # TMPR28051
Description  TMPR28051 STS-1/AU-3 (STM-0) Mapper Device Advisory for Version 5 of the Device
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

TMPR28051 Datasheet(HTML) 19 Page - Agere Systems

Back Button TMPR28051 Datasheet HTML 15Page - Agere Systems TMPR28051 Datasheet HTML 16Page - Agere Systems TMPR28051 Datasheet HTML 17Page - Agere Systems TMPR28051 Datasheet HTML 18Page - Agere Systems TMPR28051 Datasheet HTML 19Page - Agere Systems TMPR28051 Datasheet HTML 20Page - Agere Systems TMPR28051 Datasheet HTML 21Page - Agere Systems TMPR28051 Datasheet HTML 22Page - Agere Systems TMPR28051 Datasheet HTML 23Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 90 page
background image
Data Sheet
August 1999
TMPR28051 STS-1/AU-3 (STM-0) Mapper
5
Lucent Technologies Inc.
Description (continued)
On the STS-1 side, the device can be configured for either a serial bit stream or an 8-bit parallel bus. This allows
the device to drive an OC-1 optical signal directly and also allows for modular growth in terminal or add/drop appli-
cations.
On the DS1/E1 side, the device is designed to interface with the Lucent T7698FL3/T7693 Quad Line Transceiver,
or equivalent, using the internal digital jitter attenuator buffer for PLL-free operation.
The TMPR28051 device contains built-in test pattern insertion and drop that allows end-to-end testing for initial
setup or maintenance without the need for external test equipment. Built-in loopbacks at both the STS-1 and DS1/
E1 sides provide maximum flexibility for use in a number of SONET/SDH or DS1/E1 products including terminal
multiplexers, add/drop multiplexers, and digital cross connects. A high-speed microprocessor interface and full
user programmability for VT slot insertion and drop provide maximum flexibility for DS1/E1 I/O configuration.
Block Diagram
The block diagram is shown in Figure 1. For illustration purposes, only two of the DS1/E1 bidirectional blocks are
shown.
5-4875(F).ar.10
Note: “n” represents 28 or 21 for DS1 or E1, respectively.
Figure 1. Block Diagram
MICROPROCESSOR
INTERFACE
STS-1/AU-3
TERMINATE
DS1/E1 #1 IN
ELASTIC
STORE
SPE
INSERTION
LOGIC
VT
GENERATE
ELASTIC
STORE
VT
GENERATE
DS1/E1 #n IN
STS-1/AU-3
GENERATE
DS1/E1 #1 OUT
SPE
DROP
LOGIC
VT
TERMINATE
VT
TERMINATE
DS1/E1 #n OUT
STS-1/AU-3 IN
INPUT
SELECT
LOGIC
LOOP-
SELECT
LOGIC
INPUT
SELECT
LOGIC
SPE
LOCATE
DROP
SELECT
LOGIC
LOC AND
TEST
PATTERN
INSERT
TEST
PATTERN
DROP
BACK
LOOP-
SELECT
LOGIC
BACK
DROP
SELECT
LOGIC
LOOP-
SELECT
LOGIC
BACK
STS-1/AU-3 OUT
AIS
MONITOR
LOC AND
AIS
MONITOR
JITTER
ATTENUATE
JITTER
ATTENUATE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com