Electronic Components Datasheet Search
  English  ▼

X  

TMPR28051 Datasheet(PDF) 5 Page - Agere Systems

Part # TMPR28051
Description  TMPR28051 STS-1/AU-3 (STM-0) Mapper Device Advisory for Version 5 of the Device
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

TMPR28051 Datasheet(HTML) 5 Page - Agere Systems

  TMPR28051 Datasheet HTML 1Page - Agere Systems TMPR28051 Datasheet HTML 2Page - Agere Systems TMPR28051 Datasheet HTML 3Page - Agere Systems TMPR28051 Datasheet HTML 4Page - Agere Systems TMPR28051 Datasheet HTML 5Page - Agere Systems TMPR28051 Datasheet HTML 6Page - Agere Systems TMPR28051 Datasheet HTML 7Page - Agere Systems TMPR28051 Datasheet HTML 8Page - Agere Systems TMPR28051 Datasheet HTML 9Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 90 page
background image
Advisory, Rev. 2
TMPR28051 STS-1/AU-3 (STM-0) Mapper
August 5, 1999
Device Advisory for Version 2 of the Device
3
Lucent Technologies Inc.
VT Mapping (VT) (continued)
VT-5. C-Bit Decoding
In the presence of a receive SONET/SDH bit error rate, the device may destuff the DS1 from the VT1.5 incorrectly.
This is the result of an error in the VT1.5 C-bit decoding process. The C-bit decoding process should be capable of
correcting single errors to the C bits. Because of this error, an error in the first or second C bit for position 2 will be
incorrectly decoded if the first C-bit position is calling for a stuff and the second C-bit position is not. The end result
of this error is that both positions will call for a stuff, resultin g in a bit being removed from the DS1 data stream. This
will force downstream equipment to experience a reframe.
The minimum time to false decode severity is as shown in Table VT-5 (in terms of seconds to false decode).
Table VT-5. Minimum Time (in Seconds) to
False Decode Severity of the C Bit
In the absence of an external bit error rate, the algorithm decodes these C bits correctly.
Test Pattern (TP) Generator/Monitor
TP-1. Test Pattern Insert
The transmitted test pattern comes out on the opposite edge with respect to the jitter-attenuated data.
TP-2. Test Pattern Drop
The test pattern detector always inverts the clock coming into the block before retiming the data.
Jitter Attenuation (JA)
JA-1. Jitter Attenuator
The digital jitter attenuator buffers are not functional. The DJACTL bit in register 0x01 should be set to 0 in this
device. Putting the device in the jitter attenuator mode (DJACTL = 1) causes loss of transmission.
BER
Theoretical
Actual
10
–3
125
0.25
10–4
12500
2.5
10–5
1250000
25
10
–6
1.25e+8
250
10–7
1.25e+10
2500
10–8
1.25e+12
2.5e+4
10–9
1.25e+14
2.5e+5
10
–10
1.25e+16
2.5e+6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com