TMPR28051 datasheet(52/90 Pages) AGERE

52 / 90 page

Data Sheet

TMPR28051 STS-1/AU-3 (STM-0) Mapper

August 1999

Lucent Technologies Inc.

Microprocessor Interface Description (continued)

Table 15. Registers 0x00—0x16: Device-Level Control, Alarm, and Mask Bits (continued)

Address

(Hex)

Bit #

Name

Function

Reset

Default

(Hex)

0x01

—

The bits in register 0x01 are used to provision device-level

control bits. The functions of these bits are described

below.

0x00

REI_EN

REI_Enable. When REI_EN = 1, the device will automati-

cally insert the appropriate REI into the transmitted Z2, G1,

V5 overhead bytes whenever it receives BIP errors. If

REI_EN = 0, then the automatic insertion of REI is dis-

abled.

AUTO_LRDI

When AUTO_LRDI = 1, the device will automatically insert

line RDI.

TXPAISINS

When TXPAISINS = 1, the device will write all 1s into the

pointer bytes (H1—H3) and all of the synchronous payload

envelope (SPE).

DJACTL

The DJACTL is used to enable the use of the built-in digital

jitter attenuators. When DJACTL = 0, the gapped DS1/E1

clock and data are transmitted by the device; otherwise,

the smoothed clock and data are transmitted.

3—

Reserved.

STS1SCR

STS-1_Scramble. When STS1SCR = 1, the device scram-

bles the outgoing STS-1 frame according to the SONET

frame synchronous scrambling sequence 1 + x6 + x7. The

sequence is reset to 1111111 at the beginning of the byte

following the C1 byte and scrambles all of the STS-1 data

except the A1, A2, and C1 bytes. When this bit is 0, then

the transmit data is not scrambled.

STS1DSCR

STS-1_Descramble. When STS1DSCR = 1, the device

descrambles the incoming STS-1 frame according to the

SONET frame synchronous descrambling sequence

1 + x6 + x7. The sequence is reset to 1111111 at the begin-

ning of the byte following the C1 byte and descrambles all

of the STS-1 data except the A1, A2, and C1 bytes. When

this bit is 0, then the received data is not descrambled.

STS1LB

STS-1_Loopback. When STS1LB = 1, the transmitted data

is looped back to the receive side. When this bit is 0, the

device uses the received data.

TMPR28051 Datasheet(PDF) 52 Page - Agere Systems

TMPR28051 Datasheet(HTML) 52 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL