TMPR28051 datasheet(66/90 Pages) AGERE

66 / 90 page

Data Sheet

TMPR28051 STS-1/AU-3 (STM-0) Mapper

August 1999

Lucent Technologies Inc.

Microprocessor Interface Description (continued)

Rx VT Drop Monitoring (0x6B—0x86)

Table 22. Registers 0x6B—0x86: Rx VT Drop Monitoring

Address

(Hex)

Bit #

Name

Function

Reset

Default

(Hex)

0x6B—0x86

—

The bits in register 0x6B—0x86 are used to report the VT

slot status.

Value is

7VTSIZEER[1:28]

The VTSIZEER[1:28] bits report incorrect VT size bits

when the value is 1. M = 1 reports an AIS or LOC condition

on DS1/E1. These are current state bits with a minimum

persistence of 500

µs. The indications reset if the condition

is no longer true.

6VTLOP[1:28]

The VTLOP[1:28] bits report VT loss of pointer when the

value is 1. These are current state bits with a minimum per-

sistence of 500

µs. The indications reset if the condition is

no longer true.

VTRDI1_[1:28]

The VTRDI[1:0]_[1:28] bits report VT RDI. These are cur-

rent state bits with a minimum persistence of 500

µs. The

indications reset if the condition is no longer true.

VTRDI0_[1:28]

3VTAIS[1:28]

Each VTAIS[1:28] bit = 1 reports that the V1 and V2 pointer

bytes are all 1s for three consecutive superframes. These

are current state bits with a minimum persistence of 1500

µs. The indications reset if the condition is no longer true.

VTLAB2_[1:28]

The VTLAB[2:0]_[1:28] bits report the received VT labels.

These bits have a minimum persistence of 500

µs.

VTLAB1_[1:28]

VTLAB0_[1:28]

0x87

7—0

—

Reserved.

0x00

TMPR28051 Datasheet(PDF) 66 Page - Agere Systems

TMPR28051 Datasheet(HTML) 66 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL