Electronic Components Datasheet Search
  English  ▼

X  

TMPR28051 Datasheet(PDF) 69 Page - Agere Systems

Part # TMPR28051
Description  TMPR28051 STS-1/AU-3 (STM-0) Mapper Device Advisory for Version 5 of the Device
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

TMPR28051 Datasheet(HTML) 69 Page - Agere Systems

Back Button TMPR28051 Datasheet HTML 65Page - Agere Systems TMPR28051 Datasheet HTML 66Page - Agere Systems TMPR28051 Datasheet HTML 67Page - Agere Systems TMPR28051 Datasheet HTML 68Page - Agere Systems TMPR28051 Datasheet HTML 69Page - Agere Systems TMPR28051 Datasheet HTML 70Page - Agere Systems TMPR28051 Datasheet HTML 71Page - Agere Systems TMPR28051 Datasheet HTML 72Page - Agere Systems TMPR28051 Datasheet HTML 73Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 90 page
background image
Data Sheet
August 1999
TMPR28051 STS-1/AU-3 (STM-0) Mapper
55
Lucent Technologies Inc.
Microprocessor Interface Description (continued)
Register Architecture Description (continued)
Table 25. Register 0x91: STS-1 LOS Detect/Test Pattern Edge Control
Address
(Hex)
Bit #
Name
Function
Reset
Default
(Hex)
0x91
—
—
The bits in register 0x91 are used to set the number of
6.48 MHz clock periods required to declare received STS-1
loss of signal. The two least significant bits have a dual pur-
pose and can also be used to program the edge on which
the QRSS pattern generator and detector data is clocked.
If this value is 0x00, then LOS is not declared; otherwise,
the device looks for an all-zeros or all-ones input signal for
the binary equivalent of this value in clock periods to
declare LOS.
0x00
7
LOSDET-7
These bits are used to set the number of 6.48 MHz clock
periods required to declare received STS-1 loss of signal.
6LOSDET-6
5LOSDET-5
4LOSDET-4
3LOSDET-3
2LOSDET-2
1LOSDET-1/
TP_EDGE-1
This bit has a dual purpose. It can either contribute to the
above count or can be programmed to set the edge on
which the test pattern detector data is clocked in. When set
to 0, the detector uses the rising edge of the selected input
clock to retime the data, or uses the falling edge otherwise.
0LOSDET-0/
TP_EDGE-0
This bit has a dual purpose. It can either contribute to the
above count or can be programmed to set the edge on
which the test pattern generator data is clocked out. When
set to 0, the generator uses the rising edge of the blue sig-
nal clock to retime the data, or uses the falling edge other-
wise.
0x92—0xBE
7—0
—
Reserved.
Value is
0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com