| Electronic Components Datasheet Search |
|
WM5102 Datasheet(PDF) 116 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM5102 Datasheet(HTML) 116 Page - Wolfson Microelectronics plc |
|
116 / 334 page ![]() WM5102 Production Data w PD, June 2014, Rev 4.2 116 DIGITAL AUDIO INTERFACE The WM5102 provides three audio interfaces, AIF1, AFI2 and AIF3. Each of these is independently configurable on the respective transmit (TX) and receive (RX) paths. AIF1 supports up to 8 channels of input and output signal paths; AIF2 and AIF3 each support up to 2 channels of input and output signal paths. The data source(s) for the audio interface transmit (TX) paths can be selected from any of the WM5102 input signal paths, or from the digital core processing functions. The audio interface receive (RX) paths can be selected as inputs to any of the digital core processing functions or digital core outputs. See “Digital Core” for details of the digital core routing options. The digital audio interfaces provide flexible connectivity for multiple processors and other audio devices. Typical connections include Applications Processor, Baseband Processor and Wireless Transceiver. Note that the SLIMbus interface also provides digital audio input/output paths, providing options for additional interfaces. A typical configuration is illustrated in Figure 42. The audio interfaces AIF1, AIF2 and AIF3 are referenced to DBVDD1, DBVDD2 and DBVDD3 respectively, allowing the WM5102 to connect between application sub-systems on different voltage domains. Figure 42 Typical AIF Connections In the general case, the digital audio interface uses four pins: TXDAT: Data output RXDAT: Data input BCLK: Bit clock, for synchronisation LRCLK: Left/Right data alignment clock In master interface mode, the clock signals BCLK and LRCLK are outputs from the WM5102. In slave mode, these signals are inputs, as illustrated below. As an option, a GPIO pin can be configured as TXLRCLK, ie. the Left/Right clock for the TXDAT output. In this case, the LRCLK pin is dedicated to the RXDAT input, allowing the two sides to be clocked independently. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |