WM5102 datasheet(198/334 Pages) WOLFSON

198 / 334 page

WM5102

Production Data

PD, June 2014, Rev 4.2

198

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R3072

(0C00h)

GPIO1 CTRL

R3076

(0C04h)

GPIO5 CTRL

GPn_DIR

GPIOn Pin Direction

0 = Output

1 = Input

GPn_PU

GPIOn Pull-Up Enable

0 = Disabled

1 = Enabled

(Only valid when GPn_DIR=1)

GPn_PD

GPIOn Pull-Down Enable

0 = Disabled

1 = Enabled

(Only valid when GPn_DIR=1)

GPn_LVL

GPIOn level. Write to this bit to set

a GPIO output. Read from this bit to

read GPIO input level.

For output functions only, when

GPn_POL is set, the register is the

opposite logic level to the external

pin.

Note that the GPn_LVL register is

‘write only’ when GPn_DIR=0.

GPn_POL

GPIOn Output Polarity Select

0 = Non-inverted (Active High)

1 = Inverted (Active Low)

GPn_OP_CFG

GPIOn Output Configuration

0 = CMOS

1 = Open Drain

GPn_DB

GPIOn Input De-bounce

0 = Disabled

1 = Enabled

6:0

GPn_FN [6:0]

01h

GPIOn Pin Function

(see Table 86 or Table 87 for

details)

R3088

(0C10h)

GPIO

Debounce

Config

15:12

GP_DBTIME

[3:0]

0001

GPIO Input de-bounce time

0h = 100us

1h = 1.5ms

2h = 3ms

3h = 6ms

4h = 12ms

5h = 24ms

6h = 48ms

7h = 96ms

8h = 192ms

9h = 384ms

Ah = 768ms

Bh to Fh = Reserved

Note: n is a number (1, 2, 3, 4 or 5) that identifies the individual GPIO.

Table 85 GPIO Control

WM5102 Datasheet(PDF) 198 Page - Wolfson Microelectronics plc

WM5102 Datasheet(HTML) 198 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL