Electronic Components Datasheet Search
  English  ▼

X  

WM5102 Datasheet(PDF) 202 Page - Wolfson Microelectronics plc

Part # WM5102
Description  Audio Hub CODEC with Voice Processor DSP
PDF  334 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM5102 Datasheet(HTML) 202 Page - Wolfson Microelectronics plc

Back Button WM5102 Datasheet HTML 198Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 199Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 200Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 201Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 202Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 203Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 204Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 205Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 206Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 202 / 334 page
background image
WM5102
Production Data
w
PD, June 2014, Rev 4.2
202
GPn_FN
DESCRIPTION
COMMENTS
49h
Reserved
4Ah
Reserved
4Bh
SYSCLK_ENA Status
SYSCLK_ENA Status
0 = SYSCLK_ENA is enabled
1 = SYSCLK_ENA is disabled
4Ch
ASYNC_CLK_ENA
Status
ASYNC_CLK_ENA Status
0 = ASYNC_CLK_ENA is enabled
1 = ASYNC_CLK_ENA is disabled
Table 86 GPIO Function Select (GPIO1, GPIO2, GPIO3, GPIO4)
GPn_FN
DESCRIPTION
COMMENTS
00h
Reserved
01h
Button detect input / Logic
level output
GPn_DIR = 0: GPIO pin logic level is set by GPn_LVL.
GPn_DIR = 1: Button detect or logic level input.
02h
IRQ1 Output
Interrupt (IRQ1) output
0 = IRQ1 not asserted
1 = IRQ1 asserted
03h
IRQ2 Output
Interrupt (IRQ2) output
0 = IRQ2 not asserted
1 = IRQ2 asserted
04h
OPCLK Clock Output
Configurable clock output derived from SYSCLK
05h
FLL1 Clock
Clock output from FLL1
06h
FLL2 Clock
Clock output from FLL2
07h
Reserved
08h
PWM1 Output
Configurable Pulse Width Modulation output PWM1
09h
PWM2 Output
Configurable Pulse Width Modulation output PWM2
3Dh
OPCLK Async Clock
Output
Configurable clock output derived from ASYNCCLK
Table 87 GPIO Function Select (GPIO5)
DIGITAL AUDIO INTERFACE FUNCTION (AIFnTXLRCLK)
GPn_FN = 00h.
The WM5102 provides three digital audio interfaces (AIF1, AIF2 and AIF3).
Under default conditions, the input (RX) and output (TX) paths of each interface use the respective
AIFnRXLRCLK signal as the frame synchronisation clock. If desired, the output (TX) interface can be
configured to use a separate frame clock, AIFnTXLRCLK, using the AIFnTX_LRCLK_SRC registers
as described in “Digital Audio Interface Control”.
The AIFnTXLRCLK function is selected on the respective GPIO pin by setting the GPIO registers as
described in “GPIO Control”.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com