WM5102 datasheet(262/334 Pages) WOLFSON

262 / 334 page

WM5102

Production Data

PD, June 2014, Rev 4.2

262

SEQUENCER OUTPUTS AND READBACK

The

status

the

Write

Sequencer

can

read

using

the

WSEQ_BUSY

and

WSEQ_CURRENT_INDEX registers, as described in Table 116.

When the WSEQ_BUSY bit is asserted, this indicates that the Write Sequencer is busy.

The index address of the most recent Write Sequencer command can be read from the

WSEQ_CURRENT_INDEX field. This can be used to provide a precise indication of the Write

Sequencer progress.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R23

(0017h)

Write

Sequencer

Ctrl 1

WSEQ_BUSY

(read only)

Sequencer Busy flag (Read Only).

0 = Sequencer idle

1 = Sequencer busy

8:0

WSEQ_CURREN

T_INDEX [8:0]

(read only)

000h

Sequence Current Index. This indicates

the memory location of the most recently

accessed command in the write

sequencer memory.

Coding is the same as

WSEQ_START_INDEX.

Table 116 Write Sequencer Control - Status Readback

The Write Sequencer status is an input to the Interrupt control circuit and can be used to trigger an

Interrupt event - see “Interrupts”.

The Write Sequencer status can be output directly on a GPIO pin as an external indication of the

Write Sequencer. See “General Purpose Input / Output” to configure a GPIO pin for this function.

PROGRAMMING A SEQUENCE

A Control Write Sequence comprises a series of write operations to data bits (or groups of bits) within

the control register map. Each write operation is defined by a block of 2 registers, each containing 5

fields, as described below.

The block of 2 registers is replicated 256 times, defining each of the sequencer’s 256 possible index

addresses. Many sequences can be stored in the sequencer memory at the same time, with each

assigned a unique range of index addresses.

The WSEQ_DELAYn register is used to identify the ‘end of sequence’ position, as described below.

Note that, in the following descriptions, the term ‘n’ denotes the sequencer index address (valid from 0

to 255).

WSEQ_DATA_WIDTHn is a 3-bit field which identifies the width of the data block to be written. Note

that the maximum value of this field selects a width of 8-bits; writing to register fields greater than 8

bits wide must be performed using two separate operations of the Write Sequencer.

WSEQ_ADDRn is a 13-bit field containing the register address in which the data should be written.

WSEQ_DELAYn is a 4-bit field which controls the waiting time between the current step and the next

step in the sequence (ie. the delay occurs after the write in which it was called). The total delay time

per step (including execution) is defined below, giving a useful range of execution/delay times from

3.3

s up to 1s per step. Setting this field to 0xF identifies the step as the last in the sequence.

If WSEQ_DELAYn = 0h or Fh, the step execution time is 3.3µs

For all other values, the step execution time is 61.44µs x ((2 WSEQ_DELAY ) - 1)

WM5102 Datasheet(PDF) 262 Page - Wolfson Microelectronics plc

WM5102 Datasheet(HTML) 262 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL