Electronic Components Datasheet Search
  English  ▼

X  

PM8313 Datasheet(PDF) 114 Page - PMC-Sierra, Inc

Part # PM8313
Description  M13 MULTIPLEXER
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM8313 Datasheet(HTML) 114 Page - PMC-Sierra, Inc

Back Button PM8313 Datasheet HTML 110Page - PMC-Sierra, Inc PM8313 Datasheet HTML 111Page - PMC-Sierra, Inc PM8313 Datasheet HTML 112Page - PMC-Sierra, Inc PM8313 Datasheet HTML 113Page - PMC-Sierra, Inc PM8313 Datasheet HTML 114Page - PMC-Sierra, Inc PM8313 Datasheet HTML 115Page - PMC-Sierra, Inc PM8313 Datasheet HTML 116Page - PMC-Sierra, Inc PM8313 Datasheet HTML 117Page - PMC-Sierra, Inc PM8313 Datasheet HTML 118Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 114 / 192 page
background image
PM8313 D3MX
DATA SHEET
PMC-920702
ISSUE 5
M13 MULTIPLEXER
104
Bit
Type
Function
Default
Bit4
R/W
M3O8
0
Bit3
R/W
UNI
0
Bit2
R/W
REFR
0
Bit1
R/W
AISC
0
Bit0
R/W
CBE
0
CBE:
The CBE bit selects whether the C-bit parity application is enabled. When a
logic 1 is written to CBE, C-bit parity mode is enabled. When a logic 0 is
written, C-bit parity mode is disabled.
AISC:
The AISC bit controls the algorithm used to detect the alarm indication signal
(AIS). When a logic 1 is written to AISC, the algorithm checks that a framed
DS3 signal with all C-bits set to logic 0 is observed for a period of time before
declaring AIS. The payload contents are checked to the pattern selected by
the AISPAT bit. When a logic 0 is written to AISC, the AIS detection algorithm
is determined solely by the settings of AISPAT and AISONES register bits
(see bit mapping table in the Additional Configuration Register description).
REFR:
The REFR bit is used to trigger reframing. If a logic 1 is written to REFR
when it was previously logic 0, the FRMR is forced out-of-frame, and a new
search for frame alignment is initiated. Note that only a low to high transition
of the REFR bit triggers reframing; multiple write operations are required to
ensure such a transition.
UNI:
The UNI bit is used to configure the FRMR to accept either unipolar or bipolar
data streams. When a logic 1 is written to UNI, the FRMR accepts unipolar
data and line code violation indication on its inputs. When a logic 0 is written
to UNI, the FRMR accepts bipolar data on its inputs and performs B3ZS
decoding and line code violation reporting.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com