Electronic Components Datasheet Search
  English  ▼

X  

PM8313 Datasheet(PDF) 115 Page - PMC-Sierra, Inc

Part # PM8313
Description  M13 MULTIPLEXER
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM8313 Datasheet(HTML) 115 Page - PMC-Sierra, Inc

Back Button PM8313 Datasheet HTML 111Page - PMC-Sierra, Inc PM8313 Datasheet HTML 112Page - PMC-Sierra, Inc PM8313 Datasheet HTML 113Page - PMC-Sierra, Inc PM8313 Datasheet HTML 114Page - PMC-Sierra, Inc PM8313 Datasheet HTML 115Page - PMC-Sierra, Inc PM8313 Datasheet HTML 116Page - PMC-Sierra, Inc PM8313 Datasheet HTML 117Page - PMC-Sierra, Inc PM8313 Datasheet HTML 118Page - PMC-Sierra, Inc PM8313 Datasheet HTML 119Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 192 page
background image
PM8313 D3MX
DATA SHEET
PMC-920702
ISSUE 5
M13 MULTIPLEXER
105
M3O8:
The M3O8 bit configures the out of frame decision criteria. If M3O8 is a logic
1, out of frame is declared if at least 3 of 8 framing bits are in error. If M3O8
is a logic 0, the standard 3 of 16 bits in error criteria is used.
MBDIS:
The MBDIS bit disables the use of M-bit errors as a criteria for losing frame
alignment. When MBDIS is set to logic 1, M-bit errors are disabled from
causing an OOF; the loss of frame criteria is based solely on the number of F-
bit errors selected by the M3O8 bit. When MBDIS is set to logic 0, errors in
either M-bits or F-bits are enabled to cause an OOF. When MBDIS is logic 0,
an OOF can occur when one or more M-bit errors occur in 3 out of 4
consecutive M-frames, or when the F-bit error ratio selected by the M3O8 bit.
is exceeded.
FDET:
The FDET bit selects the fast detection timing for AIS, IDLE and RED. When
FDET is set to logic 1, the AIS, IDLE, and RED detection time is 2.23 ms;
when FDET is set to logic 0, the detection time is 13.5 ms.
AISPAT:
The AISPAT bit controls the pattern used to detect the alarm indication signal
(AIS). When a logic 1 is written to AISPAT, the AIS detection algorithm checks
that a framed DS3 signal containing the repeating pattern 1010... is present.
The C-bits are checked for the value specified by the AISC bit setting. When a
logic 0 is written to AISPAT, the AIS detection algorithm is determined solely
by the settings of AISC and AISONES register bits (see bit mapping table in
the Additional Configuration Register description).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com