Electronic Components Datasheet Search
  English  ▼

X  

PM8313 Datasheet(PDF) 116 Page - PMC-Sierra, Inc

Part # PM8313
Description  M13 MULTIPLEXER
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM8313 Datasheet(HTML) 116 Page - PMC-Sierra, Inc

Back Button PM8313 Datasheet HTML 112Page - PMC-Sierra, Inc PM8313 Datasheet HTML 113Page - PMC-Sierra, Inc PM8313 Datasheet HTML 114Page - PMC-Sierra, Inc PM8313 Datasheet HTML 115Page - PMC-Sierra, Inc PM8313 Datasheet HTML 116Page - PMC-Sierra, Inc PM8313 Datasheet HTML 117Page - PMC-Sierra, Inc PM8313 Datasheet HTML 118Page - PMC-Sierra, Inc PM8313 Datasheet HTML 119Page - PMC-Sierra, Inc PM8313 Datasheet HTML 120Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 192 page
background image
PM8313 D3MX
DATA SHEET
PMC-920702
ISSUE 5
M13 MULTIPLEXER
106
Register 35H: DS3 FRMR Interrupt Enable (ACE=0)
Bit
Type
Function
Default
Bit7
R/W
COFAE
0
Bit6
R/W
REDE
0
Bit5
R/W
CBITE
0
Bit4
R/W
FERFE
0
Bit3
R/W
IDLE
0
Bit2
R/W
AISE
0
Bit1
R/W
OOFE
0
Bit0
R/W
LOSE
0
LOSE:
The LOSE bit enables an interrupt to be generated when a change of state of
the loss of signal detector occurs. The state of the detector is visible in the
LOSV bit position in the DS3 FRMR Status register and on the RLOS pin.
When LOSE is set to logic 1, the interrupt output, INTB, is set low when the
state of the LOS indication changes.
OOFE:
The OOFE bit enables an interrupt to be generated when a change of state of
the DS3 FRMR frame alignment acquisition circuitry occurs. The state of the
frame alignment acquisition circuitry is visible in the OOFV bit location in the
DS3 FRMR Status register and on the ROOF/RRED pin when the REDO bit
in the Master Alarm Enable register is logic 0. When the circuitry has lost
frame alignment and is searching for the new alignment, an out of frame is
indicated and the OOFV bit and ROOF pin are set to logic 1. When the
circuitry has found frame alignment, the OOFV bit and ROOF pin are set to
logic 0. When OOFE is set to logic 1, the interrupt output, INTB, is set low
when the state of the OOF indication changes.
AISE:
The AISE bit enables an interrupt to be generated when a change of state of
the DS3 AIS signal detector occurs. The state of the AIS detector is visible in
the AISV bit location in the DS3 FRMR Status register and on the RAIS pin.
When AISE is set to logic 1, the interrupt output, INTB, is set low when the
state of the AIS detector changes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com