Electronic Components Datasheet Search
  English  ▼

X  

PM8313 Datasheet(PDF) 123 Page - PMC-Sierra, Inc

Part # PM8313
Description  M13 MULTIPLEXER
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM8313 Datasheet(HTML) 123 Page - PMC-Sierra, Inc

Back Button PM8313 Datasheet HTML 119Page - PMC-Sierra, Inc PM8313 Datasheet HTML 120Page - PMC-Sierra, Inc PM8313 Datasheet HTML 121Page - PMC-Sierra, Inc PM8313 Datasheet HTML 122Page - PMC-Sierra, Inc PM8313 Datasheet HTML 123Page - PMC-Sierra, Inc PM8313 Datasheet HTML 124Page - PMC-Sierra, Inc PM8313 Datasheet HTML 125Page - PMC-Sierra, Inc PM8313 Datasheet HTML 126Page - PMC-Sierra, Inc PM8313 Datasheet HTML 127Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 192 page
background image
PM8313 D3MX
DATA SHEET
PMC-920702
ISSUE 5
M13 MULTIPLEXER
113
Register 37H: DS3 FRMR Status
Bit
Type
Function
Default
Bit 7
R/W
ACE
0
Bit 6
R
REDV
X
Bit 5
R
CBITV
X
Bit 4
R
FERFV
X
Bit 3
R
IDLV
X
Bit 2
R
AISV
X
Bit 1
R
OOFV
X
Bit 0
R
LOSV
X
LOSV:
The LOSV bit indicates the current state of the loss of signal detector. When
the LOSV bit is a logic 1, a sequence of 175 consecutive zeros was detected
on the dual-rail RPOS and RNEG DS3 inputs. When the LOSV bit is logic 0, a
valid DS3 signal with a ones' density greater than 33% for 175 ± 1 bit periods
was detected on the dual-rail inputs.
OOFV:
The OOFV bit indicates the current state of the DS3 FRMR frame alignment
acquisition circuitry. When the circuitry has lost frame alignment and is
searching for the new alignment, an out of frame is indicated and the OOFV
bit is set to logic 1. When the circuitry has found frame alignment, the OOFV
bit is set to logic 0.
AISV:
The AISV bit indicates the current state of the DS3 AIS signal detector. When
the AISV bit is a logic 1, the DS3 AIS pattern has been received for 2.23ms
(or for 13.5ms when FDET is logic 0). When the AISV bit is logic 0, the DS3
AIS pattern has not been received for either 2.23ms or 13.5ms.
IDLV:
The IDLV bit indicates the current state of the DS3 IDLE signal detector.
When the IDLV bit is a logic 1, the DS3 IDLE pattern has been received for
2.23ms (or for 13.5ms when FDET is logic 0). When the IDLV bit is logic 0, the
DS3 IDLE pattern has not been received for either 2.23ms or 13.5ms.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com