AD9694 datasheet(52/101 Pages) AD

52 / 101 page

AD9694

Data Sheet

Rev. 0 | Page 52 of 101

User Data and Error Detection

After the initial lane alignment sequence is complete, the user

data is sent. Normally, within a frame, all characters are considered

user data. However, to monitor the frame clock and multiframe

clock synchronization, there is a mechanism for replacing

characters with /F/ or /A/ alignment characters when the data

meets certain conditions. These conditions are different for

unscrambled and scrambled data. The scrambling operation is

enabled by default, but it may be disabled using the SPI.

For scrambled data, any 0xFC character at the end of a frame is

replaced by an /F/, and any 0xFD character at the end of a

multiframe is replaced with an /A/. The JESD204B receiver (Rx)

checks for /F/ and /A/ characters in the received data stream

and verifies that they only occur in the expected locations. If an

unexpected /F/ or /A/ character is found, the receiver handles

the situation by using dynamic realignment or asserting the

SYNCINB±x signal for more than four frames to initiate a

resynchronization. For unscrambled data, if the final character

of two subsequent frames are equal, the second character is

replaced with an /F/ if it is at the end of a frame, and an /A/ if it

is at the end of a multiframe.

Insertion of alignment characters can be modified using the

SPI. The frame alignment character insertion (FACI) is enabled

by default. More information on the link controls is available in

the Memory Map section, Register 0x0571.

8B/10B Encoder

The 8B/10B encoder converts 8-bit octets into 10-bit symbols

and inserts control characters into the stream when needed.

The control characters used in JESD204B are shown in Table 25.

The 8B/10B encoding ensures that the signal is dc balanced by

using the same number of ones and zeros across multiple

symbols.

The 8B/10B interface has options that can be controlled via the

SPI. These operations include bypass and invert. These options

are intended to be troubleshooting tools for the verification of

the digital front end (DFE). Refer to the Memory Map section,

8B/10B encoder.

PHYSICAL LAYER (DRIVER) OUTPUTS

Digital Outputs, Timing, and Controls

The AD9694 physical layer consists of drivers that are defined

in the JEDEC Standard JESD204B, July 2011. The differential

digital outputs are powered up by default. The drivers use a

dynamic 100 Ω internal termination to reduce unwanted

reflections.

Place a 100 Ω differential termination resistor at each receiver

input to result in a nominal 300 mV p-p swing at the receiver

(see Figure 85). Alternatively, single-ended 50 Ω termination

can be used. When single-ended termination is used, the

termination voltage is DRVDD1/2. Otherwise, 0.1 μF

ac coupling capacitors can be used to terminate to any single-

ended voltage.

SERDOUTx+

DRVDD

VRXCM

SERDOUTx–

OUTPUT SWING = 300mV p-p

0.1µF

100Ω

50Ω

0.1µF

RECEIVER

VCM = VRXCM

100Ω

DIFFERENTIAL

TRACE PAIR

Figure 85. AC-Coupled Digital Output Termination Example

The AD9694 digital outputs can interface with custom ASICs

and FPGA receivers, providing superior switching performance

in noisy environments. Single point to point network topologies

are recommended with a single differential 100 Ω termination

resistor placed as close to the receiver inputs as possible. The

common mode of the digital output automatically biases itself

to half the DRVDD1 supply of 1.25 V (VCM = 0.6 V). See Figure

86 for dc coupling the outputs to the receiver logic.

SERDOUTx+

DRVDD

SERDOUTx–

OUTPUT SWING = 300mV p-p

100Ω

RECEIVER

VCM = DRVDD/2

100Ω

DIFFERENTIAL

TRACE PAIR

Figure 86. DC-Coupled Digital Output Termination Example

Table 25. AD9694 Control Characters used in JESD204B

Abbreviation

Control Symbol

8-Bit Value

10-Bit Value,

RD1 = −1

10-Bit Value,

RD1 = +1

Description

/R/

/K28.0/

000 11100

001111 0100

110000 1011

Start of multiframe

/A/

/K28.3/

011 11100

001111 0011

110000 1100

Lane alignment

/Q/

/K28.4/

100 11100

001111 0100

110000 1101

Start of link configuration data

/K/

/K28.5/

101 11100

001111 1010

110000 0101

Group synchronization

/F/

/K28.7/

111 11100

001111 1000

110000 0111

Frame alignment

RD means running disparity.

AD9694 Datasheet(PDF) 52 Page - Analog Devices

AD9694 Datasheet(HTML) 52 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL