Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD9694 Datasheet(PDF) 33 Page - Analog Devices

Part # AD9694
Description  14-Bit, 500 MSPS JESD204B, Quad Analog-to-Digital Converter
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9694 Datasheet(HTML) 33 Page - Analog Devices

Back Button AD9694 Datasheet HTML 29Page - Analog Devices AD9694 Datasheet HTML 30Page - Analog Devices AD9694 Datasheet HTML 31Page - Analog Devices AD9694 Datasheet HTML 32Page - Analog Devices AD9694 Datasheet HTML 33Page - Analog Devices AD9694 Datasheet HTML 34Page - Analog Devices AD9694 Datasheet HTML 35Page - Analog Devices AD9694 Datasheet HTML 36Page - Analog Devices AD9694 Datasheet HTML 37Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 101 page
background image
Data Sheet
AD9694
Rev. 0 | Page 33 of 101
L
JESD204B
LANES
AT UP TO
15Gbps
L
JESD204B
LANES
AT UP TO
15Gbps
NCO
+
MIXER
(OPTIONAL)
DDC 1
SYSREF±
REAL/I
REAL/Q
REAL/I
CONVERTER 2
Q CONVERTER 3
I
Q
NCO
+
MIXER
(OPTIONAL)
DDC 0
SYSREF±
REAL/I
REAL/Q
REAL/I
CONVERTER 0
Q CONVERTER 1
I
Q
NCO
+
MIXER
(OPTIONAL)
DDC 1
SYSREF±
REAL/I
REAL/Q
REAL/I
CONVERTER 2
Q CONVERTER 3
I
Q
NCO
+
MIXER
(OPTIONAL)
DDC 0
SYSREF±
REAL/I
REAL/Q
REAL/I
CONVERTER 0
Q CONVERTER 1
I
Q
ADC
SAMPLING
AT
fS
REAL/I
ADC
SAMPLING
AT
fS
REAL/Q
ADC
SAMPLING
AT
fS
REAL/I
ADC
SAMPLING
AT
fS
REAL/Q
SYNCHRONIZATION
CONTROL CIRCUITS
SYSREF
Figure 72. DDC Detailed Block Diagram
Figure 73 shows an example usage of one of the four DDC
blocks with a real input signal and four half-band filters (HB4 +
HB3 + HB2 + HB1). It shows both complex (decimate by 16)
and real (decimate by 8) output options.
When DDCs have different decimation ratios, the chip decimation
ratio register (Register 0x0201) must be set to the lowest decima-
tion ratio of all the DDC blocks on a per pair basis in conjunction
with the pair index register (Register 0x0009). In this scenario,
samples of higher decimation ratio DDCs are repeated to match
the chip decimation ratio sample rate. Whenever the NCO
frequency is set or changed, the DDC soft reset must be issued.
If the DDC soft reset is not issued, the output may potentially
show amplitude variations.
Table 12 through Table 16 show the DDC samples when the
chip decimation ratio is set to 1, 2, 4, 8, or 16, respectively.
When DDCs have different decimation ratios, the chip
decimation ratio must be set to the lowest decimation ratio of
all the DDC channels. In this scenario, samples of higher
decimation ratio DDCs are repeated to match the chip
decimation ratio sample rate.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com