Electronic Components Datasheet Search
  English  ▼

X  

AD9694 Datasheet(PDF) 77 Page - Analog Devices

Part # AD9694
Description  14-Bit, 500 MSPS JESD204B, Quad Analog-to-Digital Converter
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9694 Datasheet(HTML) 77 Page - Analog Devices

Back Button AD9694 Datasheet HTML 73Page - Analog Devices AD9694 Datasheet HTML 74Page - Analog Devices AD9694 Datasheet HTML 75Page - Analog Devices AD9694 Datasheet HTML 76Page - Analog Devices AD9694 Datasheet HTML 77Page - Analog Devices AD9694 Datasheet HTML 78Page - Analog Devices AD9694 Datasheet HTML 79Page - Analog Devices AD9694 Datasheet HTML 80Page - Analog Devices AD9694 Datasheet HTML 81Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 101 page
background image
Data Sheet
AD9694
Rev. 0 | Page 77 of 101
Addr
Name
Bits
Bit Name
Settings Description
Reset Access
0x003F
Channel map
chip power-
down pin
7
PDWN/STBY disable
Used in conjunction with Register 0x0040.
0x0
R/W
0
Power-down pin (PDWN/STBY) enabled.
Global pin control selection enabled (default).
1
Power-down pin (PDWN/STBY)
disabled/ignored. Global pin control selection
ignored.
[6:0]
Reserved
Reserved.
0x0
R
0x0040
Pair Map Chip
Pin Control 1
[7:6]
PDWN/STBY function
0x0
R/W
00
Power-down pin. Assertion of the external
power-down pin (PDWN/STBY) causes the chip
to enter full power-down mode.
01
Standby pin. Assertion of the external power-
down (PDWN/STBY) causes the chip to enter
standby mode.
10
Pin disabled. Assertion of the external power-
down pin (PDWN/STBY) is ignored.
[5:3]
Fast Detect B/D
(FD_B/FD_D)
0x7
R/W
000
Fast Detect B/D output.
001
JESD204B LMFC output.
010
JESD204B internal SYNC~ output.
111
Disabled (configured as input with weak pull-
down).
[2:0]
Fast Detect A/C
(FD_A/FD_C)
0x7
R/W
000
Fast Detect A/C output.
001
JESD204B LMFC output.
010
JESD204B internal SYNC~ output.
111
Disabled (configured as input with weak pull-
down).
0x0108
Pair map
clock divider
control
[7:3]
Reserved
Reserved.
0x0
R
[2:0]
Clock divider
0x1
R/W
000
Divide by 1.
001
Divide by 2.
011
Divide by 4.
111
Divide by 8.
0x0109
Channel map
clock divider
phase
[7:4]
Reserved
Reserved.
0x0
R
[3:0]
Clock divider phase
offset
0x0
R/W
0000
0 input clock cycles delayed.
0001
1/2 input clock cycles delayed (invert clock).
0010
1 input clock cycle delayed.
0011
1 1/2 input clock cycles delayed.
0100
2 input clock cycles delayed.
0101
21/2 input clock cycles delayed.
0110
3 input clock cycles delayed.
0111
31/2 input clock cycles delayed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com