AD9694 datasheet(64/101 Pages) AD

64 / 101 page

AD9694

Data Sheet

Rev. 0 | Page 64 of 101

TEST MODES

ADC TEST MODES

The AD9694 has various test options that aid in the system level

implementation. The AD9694 has ADC test modes that are

available in Register 0x0550. These test modes are described in

Table 31. When an output test mode is enabled, the analog section

of the ADC is disconnected from the digital back-end blocks,

and the test pattern is run through the output formatting block.

Some of the test patterns are subject to output formatting, and

some are not. The PN generators from the PN sequence tests

can be reset by setting Bit 4 or Bit 5 of Register 0x0550. These

tests can be performed with or without an analog signal (if

present, the analog signal is ignored); however, they do require

an encode clock.

If the application mode is set to select a DDC mode of

operation, the test modes must be enabled for each DDC

enabled. The test patterns can be enabled via Bit 2 and Bit 0 of

depending on which DDC(s) are selected. The (I) data uses the

test patterns selected for Channel A, and the (Q) data uses the

test patterns selected for Channel B. For DDC3 only, the (I) data

uses the test patterns from Channel A, and the (Q) data does

not output test patterns. Bit 0 of Register 0x0387 selects the

Channel A test patterns to be used for the (I) data. For more

information, see the AN-877 Application Note, Interfacing to

High Speed ADCs via SPI.

Table 31. ADC Test Modes

Output Test Mode

Bit Sequence

Pattern Name

Expression

Default/

Seed Value

Sample (N, N + 1, N + 2, …)

0000

Off (default)

Not applicable

Not

applicable

Not applicable

0001

Midscale short

00 0000 0000 0000

Not

applicable

Not applicable

0010

Positive full-scale short

01 1111 1111 1111

Not

applicable

Not applicable

0011

Negative full-scale short

10 0000 0000 0000

Not

applicable

Not applicable

0100

Checkerboard

10 1010 1010 1010

Not

applicable

0x1555, 0x2AAA, 0x1555, 0x2AAA, 0x1555

0101

PN sequence long

x23 + x18 + 1

0x3AFF

0x3FD7, 0x0002, 0x26E0, 0x0A3D, 0x1CA6

0110

PN sequence short

x9 + x5 + 1

0x0092

0x125B, 0x3C9A, 0x2660, 0x0c65, 0x0697

0111

One-word/zero-word

toggle

11 1111 1111 1111

Not

applicable

0x0000, 0x3FFF, 0x0000, 0x3FFF, 0x0000

1000

User input

Not

applicable

User Pattern 1, Bits[15:2], User Pattern 2,

Bits[15:2], User Pattern 3, Bits[15:2], User Pattern 4,

Bits[15:2], User Pattern 1, Bits[15:2] … for repeat

mode

User Pattern 1, Bits[15:2], User Pattern 2,

Bits[15:2], User Pattern 3, Bits[15:2], User Pattern 4,

Bits[15:2], 0x0000 … for single mode

1111

Ramp output

(x) % 214

Not

applicable

(x) % 214, (x +1) % 214, (x +2) % 214, (x +3) % 214

AD9694 Datasheet(PDF) 64 Page - Analog Devices

AD9694 Datasheet(HTML) 64 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL