Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD9694 Datasheet(PDF) 74 Page - Analog Devices

Part # AD9694
Description  14-Bit, 500 MSPS JESD204B, Quad Analog-to-Digital Converter
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9694 Datasheet(HTML) 74 Page - Analog Devices

Back Button AD9694 Datasheet HTML 70Page - Analog Devices AD9694 Datasheet HTML 71Page - Analog Devices AD9694 Datasheet HTML 72Page - Analog Devices AD9694 Datasheet HTML 73Page - Analog Devices AD9694 Datasheet HTML 74Page - Analog Devices AD9694 Datasheet HTML 75Page - Analog Devices AD9694 Datasheet HTML 76Page - Analog Devices AD9694 Datasheet HTML 77Page - Analog Devices AD9694 Datasheet HTML 78Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 101 page
background image
AD9694
Data Sheet
Rev. 0 | Page 74 of 101
Reg.
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reset
RW
0x05B2
JESD204B map
JTX Lane
Assignment 1
Reserved
Reserved
Reserved
SERDOUTx0± lane assignment
0x00
R/W
0x05B3
JESD204B map
JTX Lane
Assignment 2
Reserved
Reserved
Reserved
SERDOUTx1± lane assignment
0x11
R/W
0x05C0
JESD204B map
JESD204B
serializer drive
adjust
Reserved
Swing voltage SERDOUTx1±
Reserved
Swing voltage SERDOUTx0±
0x11
R/W
0x05C4
JESD204B
serializer
preemph-asis
selection
register for
Logical
Lane 0
Post tab
polarity
Sets post tab level
Pretab
polarty
Sets pretab level
0x0
R/W
0x05C6
JESD204B
serializer
preempha-sis
selection
register for
Logical
Lane 0
Post tab
polarity
Sets post tab level
Pre tab
polarty
Sets pre tab level
0x0
R/W
0x05C6
JESD204B
serializer
preempha-sis
selection
register for
Logical
Lane 0
Post tab
polarity
Sets post tab level
Pre tab
polarty
Sets pre tab level
0x0
R/W
0x0922
Large dither
control
Large dither control
0x70
R/W
0x1222
PLL calibration
PLL calibration
0x0
R/W
0x1228
JESD204B start-
up circuit reset
JESD204B start-up circuit reset
0xF
R/W
0x1262
PLL loss of lock
control
PLL loss of lock control
0x0
R/W
0x18A6
Pair map VREF
control
Reserved
VREF
control
0x00
R/W
0x18E0
External VCM
Buffer Control 1
External VCM Buffer Control 1
0x00
R/W
0x18E1
External VCM
Buffer Control 2
External VCM Buffer Control 1
0x00
R/W
0x18E2
External VCM
Buffer Control 3
External VCM Buffer Control 1
0x00
R/W
0x18E3
External VCM
buffer control
Reserved
External
VCM buffer
External VCM buffer current setting
0x00
R/W
0x18E6
Temperature
diode export
Reserved
Temp-
erature
diode
export
0x00
R/W
0x1908
Channel map
analog input
control
Reserved
Analog input dc
coupling control
Reserved
0x00
R/W
0x1910
Channel map
input full-scale
range
Reserved
Input full-scale control
0x0D
R/W
0x1A4C
Channel Map
Buffer Control 1
Reserved
Buffer Control 1
0x0C
R/W
0x1A4D
Channel Map
Buffer Control 2
Reserved
Buffer Control 2
0x0C
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com