AD9174 datasheet(144/164 Pages) AD

144 / 164 page

AD9174

Data Sheet

Rev. A | Page 144 of 164

Addr.

Name

Bits

Bit Name

Settings

Description

Reset

Access

0x496

ECNT_STAT6

[7:4]

RESERVED

Reserved.

0x0

LANE_ENA6

This output indicates if Lane 6 is enabled.

This control is paged by the LINK_PAGE

control in Register 0x300.

0x0

[2:0]

ECNT_TCR6

Terminal count reached indicator of error

counters for Lane 6. This control is paged

by the LINK_PAGE control in Register 0x300.

Set these bits to 1 when the corresponding

counter terminal count value of 0xFF is

reached. If ECNT_TCHx is set, the terminal

count value for the corresponding counter

is held until the counter is reset by the

user; otherwise, the counter rolls over and

continues counting. Counters of each lane

are addressed as follows:

0x0

Bit 2 = unexpected K character error (UEK).

Bit 1 = not in table error (NIT).

Bit 0 = bad disparity error (BDE).

0x497

ECNT_STAT7

[7:4]

RESERVED

Reserved.

0x0

LANE_ENA7

This output indicates if Lane 7 is enabled.

This control is paged by the LINK_PAGE

control in Register 0x300.

0x0

[2:0]

ECNT_TCR7

Terminal count reached indicator of error

counters for Lane 7. This control is paged

by the LINK_PAGE control in Register 0x300.

Set these bits to 1 when the corresponding

counter terminal count value of 0xFF is

reached. If ECNT_TCHx is set, the terminal

count value for the corresponding counter

is held until the counter is reset by the

user; otherwise, the counter rolls over and

continues counting. Counters of each lane

are addressed as follows:

0x0

Bit 2 = unexpected K character error (UEK).

Bit 1 = not in table error (NIT).

Bit 0 = bad disparity error (BDE).

0x4B0

LINK_STATUS0

BDE0

Bad disparity errors status for Lane 0. This

control is paged by the LINK_PAGE control

in Register 0x300.

0x0

Error count < ETH[7:0] value.

Error count ≥ ETH[7:0] value.

NIT0

Not in table errors status for Lane 0. This

control is paged by the LINK_PAGE control

in Register 0x300.

0x0

Error count < ETH[7:0] value.

Error count ≥ ETH[7:0] value.

UEK0

Unexpected K character errors status for

Lane 0. This control is paged by the

LINK_PAGE control in Register 0x300.

0x0

Error count < ETH[7:0] value.

Error count ≥ ETH[7:0] value.

ILD0

Interlane deskew status for Lane 0. This

control is paged by the LINK_PAGE control

in Register 0x300.

0x0

Deskew failed.

Deskew achieved.

AD9174 Datasheet(PDF) 144 Page - Analog Devices

AD9174 Datasheet(HTML) 144 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL