| Electronic Components Datasheet Search |
|
AD9174 Datasheet(PDF) 147 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9174 Datasheet(HTML) 147 Page - Analog Devices |
|
147 / 164 page ![]() Data Sheet AD9174 Rev. A | Page 147 of 164 Addr. Name Bits Bit Name Settings Description Reset Access 0x4B3 LINK_STATUS3 7 BDE3 Bad disparity errors status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Error count < ETH[7:0] value. 1 Error count ≥ ETH[7:0] value. 6 NIT3 Not in table errors status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Error count < ETH[7:0] value. 1 Error count ≥ ETH[7:0] value. 5 UEK3 Unexpected K character errors status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Error count < ETH[7:0] value. 1 Error count ≥ ETH[7:0] value. 4 ILD3 Interlane deskew status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Deskew failed. 1 Deskew achieved. 3 ILS3 Initial lane synchronization status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Synchronization lost. 1 Synchronization achieved. 2 CKS3 Computed checksum status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Checksum is incorrect. 1 Checksum is correct. 1 FS3 Frame synchronization status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Synchronization lost. 1 Synchronization achieved. 0 CGS3 Code group synchronization status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Synchronization lost. 1 Synchronization achieved. 0x4B4 LINK_STATUS4 7 BDE4 Bad disparity errors status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Error count < ETH[7:0] value. 1 Error count ≥ ETH[7:0] value. 6 NIT4 Not in table errors status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Error count < ETH[7:0] value. 1 Error count ≥ ETH[7:0] value. 5 UEK4 Unexpected K character errors status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Error count < ETH[7:0] value. 1 Error count ≥ ETH[7:0] value. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |