Electronic Components Datasheet Search
  English  ▼

X  

TMS320F Datasheet(PDF) 79 Page - Texas Instruments

Part # TMS320F
Description  CPU and Instruction Set
PDF  389 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320F Datasheet(HTML) 79 Page - Texas Instruments

Back Button TMS320F Datasheet HTML 75Page - Texas Instruments TMS320F Datasheet HTML 76Page - Texas Instruments TMS320F Datasheet HTML 77Page - Texas Instruments TMS320F Datasheet HTML 78Page - Texas Instruments TMS320F Datasheet HTML 79Page - Texas Instruments TMS320F Datasheet HTML 80Page - Texas Instruments TMS320F Datasheet HTML 81Page - Texas Instruments TMS320F Datasheet HTML 82Page - Texas Instruments TMS320F Datasheet HTML 83Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 389 page
background image
Interrupts
5-15
Program Control
5.6
Interrupts
The ’C24x DSP supports both hardware and software interrupts. The hard-
ware interrupts INT1 – INT6, along with NMI, TRAP, and RS, provide a flexible
interrrupt scheme. The software interrupts offer flexibility to access interrupt
vectors using software instructions. Table 5–5,
’C24x Interrupt Locations and
Priorities, on page 5-15 shows the vectors supported by the DSP core. Since
most of the ’C24x DSPs come with multiple peripherals, the core interrupts
(INT1–IN6) are expanded using additional system or peripheral interrupt logic.
Although the core interrupts are the same, the peripheral interrupt structure
varies slightly among ’C240 and ’C24x class of DSP controllers. For details on
how these core interrupts are multiplexed to meet peripheral interrupt require-
ments, refer to
TMS320F/C240 DSP Controllers, Peripheral Library and Spe-
cific Devices, (literature number SPRU161), and TMS320F241,C242,F243
DSP Controllers, System, and Peripherals, (literature number SPRU276).
The maskable core interrupt structure is supported by two registers, IFR and
IMR. The core interrupt logic has a global interrupt enable bit in the ST register.
Details of these registers are presented in the tables and sections that follow.
Table 5–5. ’C24x Interrupt Locations and Priorities
K†
Vector
Location
Name
Priority
Function
0
0h
RS
1 (highest)
Hardware reset (nonmaskable)
1
2h
INT1
4
Maskable interrupt level #1}
2
4h
INT2
5
Maskable interrupt level #2}
3
6h
INT3
6
Maskable interrupt level #3}
4
8h
INT4
7
Maskable interrupt level #4}
5
Ah
INT5
8
Maskable interrupt level #5}
6
Ch
INT6
9
Maskable interrupt level #6}
7
Eh
10
Reserved
8
10h
INT8
–
User-defined software interrupt
† The K value is the operand used in an INTR instruction that branches to the corresponding inter-
rupt vector location.
‡ Maskable interrupts are customized for each ’C24x DSP device with additional interrupt
expansion logic.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com