| Electronic Components Datasheet Search |
|
TMS320F Datasheet(PDF) 146 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320F Datasheet(HTML) 146 Page - Texas Instruments |
|
146 / 389 page ![]() BITT Test Bit Specified by TREG 7-46 Syntax BITT dma Direct addressing BITT ind [, ARn] Indirect addressing Operands dma: 7 LSBs of the data-memory address n: Value from 0 to 7 designating the next auxiliary register ind: Select one of the following seven options: * *+ *– *0+ *0– *BR0+ *BR0– BITT dma 15 14 13 12 11 10 987 6543 210 0 1 1 0 1 1 1 1 0 dma BITT ind [, ARn] 15 14 13 12 11 10 987 6543 210 0 1 1 0 1 1 1 1 1 ARU N NAR Note: ARU, N, and NAR are defined in section 6.3, Indirect Addressing Mode (page 6-9). Execution Increment PC, then ... (data bit number (15 –TREG(3:0))) → TC Status Bits Affects TC Description The BITT instruction copies the specified bit of the data-memory value to the TC bit of status register ST1. Note that the BITT, CMPR, LST #1, and NORM instructions also affect the TC bit in status register ST1. The bit number is spe- cified by a bit code value contained in the four LSBs of the TREG, as shown in Figure 7–2. Figure 7–2. Bit Numbers and Their Corresponding Bit Codes for BITT Instruction Bit code (in 4 LSBs of TREG) 01 2345 6789 10 11 12 13 14 15 Bit number 15 14 13 12 11 10 9876 5432 10 MSB Data-memory value LSB Words 1 Opcode |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |