TAS2120 datasheet(37/63 Pages) TI

37 / 63 page

PVDD over voltage protection is based on the monitored PVDD voltage compared against a programmable

threshold which can be controlled using PVDD_OVLO_TH_SEL in the internal boost mode, and

PVDD_OVLO_TH_SEL_EXT_BOOST in the external PVDD mode of operation. The PVDD Over voltage

protection is enabled by default and can be disabled by setting PVDD_OV_DET_DIS bit high.

Table 6-39. PVDD Over voltage protection threshold,

internal Boost mode

PVDD_OVLO_TH_SEL[1:0]

Configuration

Over voltage threshold is 13.5V

Over voltage threshold is 14V

Over voltage threshold is 15V

11 (default)

Over voltage threshold is 16V

Table 6-40. PVDD Over voltage protection threshold,

External PVDD mode

PVDD_OVLO_TH_SEL_EXT_B

OOST[1:0]

Configuration

Over voltage threshold is 13.5V

01 (default)

Over voltage threshold is 14V

Over voltage threshold is 15V

Over voltage threshold is 16V

6.4.6 Thermal Protection

TAS2120 has internal device junction temperature monitor which protects the device against over temperature.

When the internal temperature rises above the Over temperature threshold, the device automatically shuts down

and sets the Over temperature flag in the corresponding Interrupt registers. The device can automatically retry

to power up if OTE_RETRY bit is set high. When set high, the device attempts to re-power up after every

RETRY_WAIT_TIME setting (default 1.5 seconds of retry)

Along with over temperature protection, the device has thermal warning thresholds to allow for system

to raise interrupts or flags as the junction temperature is approaching the shutdown. There are four

thermal warning flags available at the internal temperature of 105C, 115C, 125C and 135C. Each thermal

warning flag can be independently set to control the Interrupt generation on the IRQZ pad. The minimum

temperature and the step size of the temperature warning flag can be programmed using the registers

THERMAL_WARN_MIN_TEMP[23:0] and THERMAL_WARN_TEMP_STEP[23:0]

The real time internal junction temperature is monitored are stored in the register TMP_CNV and can be read

using i2c commands.

6.4.7 Clocks and PLL

In TDM/I2S Mode, the device operates from SBCLK. Table 6-41 below shows the valid SBCLK frequencies for

each sample rate and SBCLK to FSYNC ratio. For 44.1kHz based clocking, the same table is applicable with the

associated ratio change between 48ksps to 44.1ksps.

While the sampling rate of 192kHz is supported, data is internally down-sampled to 96kHz. Therefore audio

content greater than 40kHz should not be applied to prevent aliasing. This additionally affects all processing

blocks like BOP and limiter which should use 96 kHz fs when accepting 192 kHz audio.

If the sample rate is properly configured via the SAMPLE_RATE_CFG bits, no additional configuration is

required as long as the SBCLK to FSYNC ratio is valid. The device automatically detects the input PCM

FSYNC and BCLK frequency and auto configures itself to playback audio signal. The detected clock rates

can be read using the read only registers FS_RATIO_DETECTED and FS_RATE_DETECTED. The device will

www.ti.com

TAS2120

SLASFC6 – AUGUST 2024

Submit Document Feedback

Product Folder Links: TAS2120

TAS2120 Datasheet(PDF) 37 Page - Texas Instruments

TAS2120 Datasheet(HTML) 37 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Datasheet Download

Link URL