| Electronic Components Datasheet Search |
|
TAS2120 Datasheet(PDF) 23 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS2120 Datasheet(HTML) 23 Page - Texas Instruments |
|
23 / 63 page ![]() Table 6-12. Battery mode selection SEL_VBAT_MODE[1:0] Configuration 00 (default) Voltage monitor on VBAT pin. 1S mode of operation 01 Voltage monitor on VBAT_SNS pin. 1S mode of operation 10 Voltage monitor on VBAT_SNS pin. 2S mode of operation 11 Reserved Table 6-13. VBAT pin bias voltage selector VBAT_BIAS_SEL1 Configuration 0 (default) VBAT pin biasing based on VBAT_BIAS_SEL2 register 1 VBAT pin voltage is half of 2S battery voltage Table 6-14. VBAT pin bias voltage selector VBAT_BIAS_SEL2[1:0] Configuration 00 Reserved 01(default) Minimum VBAT pin voltage > 2.9V 10 Minimum VBAT pin voltage > 3.3V 11 Minimum VBAT pin voltage > 3.7V 6.3.1.6 External PVDD Mode The internal Boost of TAS2120 can be disabled by setting BST_EN register low. When the external PVDD mode is used, the class-D amplifier is directly powered from the voltage source on PVDD pin. The device configurations needs to be updated using PPC3 software to configure the device in required performance configurations for external PVDD mode of operation. 6.3.2 Faults and Status During power-up sequencing, the power-on-reset circuit (POR) monitors the VDD and IOVDD pins and holds device in reset (including all the configuration registers) until the supplies are valid. Any supply voltage dip on VDD or IOVDD below the UVLO voltage thresholds resets the device immediately along with all the register configurations. During operation modes, the device monitors internal device status and fault conditions and can notify the host of error and status conditions using the IRQZ interrupt pin and internal I2C based interrupt registers. The interrupt generation in IRQZ pin can be masked by configuring the corresponding Interrupt mask register bit. Table 6-15 lists the different faults and interrupts that the device monitors and the corresponding configuration bits to enable/disable the interrupt generation and reading the I2C interrupt status www.ti.com TAS2120 SLASFC6 – AUGUST 2024 Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 23 Product Folder Links: TAS2120 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |