Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 57 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 57 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 53Page - PMC-Sierra, Inc PM7346 Datasheet HTML 54Page - PMC-Sierra, Inc PM7346 Datasheet HTML 55Page - PMC-Sierra, Inc PM7346 Datasheet HTML 56Page - PMC-Sierra, Inc PM7346 Datasheet HTML 57Page - PMC-Sierra, Inc PM7346 Datasheet HTML 58Page - PMC-Sierra, Inc PM7346 Datasheet HTML 59Page - PMC-Sierra, Inc PM7346 Datasheet HTML 60Page - PMC-Sierra, Inc PM7346 Datasheet HTML 61Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 36
Pin Name
Type
Pin No.
Function
ROHCLK[4]
ROHCLK[3]
ROHCLK[2]
ROHCLK[1]
Output
K4
M3
N4
R4
Receive DS3/E3/J2 Overhead Clock
(ROHCLK[4:1]). ROHCLK[4:1] is active
when a DS3, E3, or J2 stream is being
processed. ROHCLK[4:1] is nominally a
526 kHz clock when processing DS3, a
1.072 MHz clock when processing G.832
E3, a 1.074 MHz clock when processing
G.751 E3, and a gapped 6.312 MHz clock
with an average frequency of 168 kHz for
J2. ROH[4:1], and ROHFP[4:1] are
updated on the falling edge of
ROHCLK[4:1].
REF8KO[4]
REF8KO[3]
REF8KO[2]
REF8KO[1]
Output
U12
Y9
Y6
V4
Reference 8kHz Output (REF8KO[4:1]).
REF8KO[4:1] is an 8kHz reference derived
from the receive clocks on RCLK[4:1]. A
free-running divide-down counter is used
to generate REF8KO[4:1] so it will not
glitch on reframe actions. REF8KO[4:1]
will pulse high for approximately 1
RCLK[4:1] cycle every 125 µs.
REF8KO[4:1] should be treated as a
glitch-free asynchronous signal.
RPOHFP[4]
RPOHFP[3]
RPOHFP[2]
RPOHFP[1]
Receive PLCP Overhead Frame Position
(RPOHFP[4:1]). RPOHFP[4:1] locates the
individual PLCP path overhead bits in the
receive overhead data stream, RPOH[4:1].
RPOHFP[4:1] is logic 1 while bit 1 (the
most significant bit) of the path user
channel octet (F1) is present in the
RPOH[4:1] stream. RPOHFP[4:1] is
updated on the falling edge of
RPOHCLK[4:1]. RPOHFP[4:1] is available
when the PLCPEN register bit is logic 1 in
the SPLR Configuration Register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com