Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 72 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 72 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 68Page - PMC-Sierra, Inc PM7346 Datasheet HTML 69Page - PMC-Sierra, Inc PM7346 Datasheet HTML 70Page - PMC-Sierra, Inc PM7346 Datasheet HTML 71Page - PMC-Sierra, Inc PM7346 Datasheet HTML 72Page - PMC-Sierra, Inc PM7346 Datasheet HTML 73Page - PMC-Sierra, Inc PM7346 Datasheet HTML 74Page - PMC-Sierra, Inc PM7346 Datasheet HTML 75Page - PMC-Sierra, Inc PM7346 Datasheet HTML 76Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 51
Pin Name
Type
Pin No.
Function
A[10]
A[9]
A[8]
A[7]
A[6]
A[5]
A[4]
A[3]
A[2]
A[1]
A[0]
Input
B9
B10
C10
A11
B11
C11
D11
A12
B12
C12
B13
Address Bus (A[10:0]). The address bus
A[10:0] selects specific registers during
S/UNI-QJET register accesses.
RSTB
Input
C8
Active low Reset (RSTB). This signal is set
low to asynchronously reset the
S/UNI-QJET. RSTB is a Schmitt-trigger
input with an integral pull-up resistor.
ALE
Input
A8
Address Latch Enable (ALE). The address
latch enable (ALE) is active-high and
latches the address bus A[10:0] when low.
When ALE is high, the internal address
latches are transparent. It allows the
S/UNI-QJET to interface to a multiplexed
address/data bus. ALE has an integral
pull-up resistor.
INTB
Output
A7
Active low Open-Drain Interrupt (INTB).
This signal goes low when an unmasked
interrupt event is detected on any of the
internal interrupt sources. Note that INTB
will remain low until all active, unmasked
interrupt sources are acknowledged at
their source.
TCK
Input
B6
Test Clock (TCK). This signal provides
timing for test operations that can be
carried out using the IEEE P1149.1 test
access port.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com