Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 92 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 92 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 88Page - PMC-Sierra, Inc PM7346 Datasheet HTML 89Page - PMC-Sierra, Inc PM7346 Datasheet HTML 90Page - PMC-Sierra, Inc PM7346 Datasheet HTML 91Page - PMC-Sierra, Inc PM7346 Datasheet HTML 92Page - PMC-Sierra, Inc PM7346 Datasheet HTML 93Page - PMC-Sierra, Inc PM7346 Datasheet HTML 94Page - PMC-Sierra, Inc PM7346 Datasheet HTML 95Page - PMC-Sierra, Inc PM7346 Datasheet HTML 96Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 71
Figure 11
- HCS Verification State Diagram
DE TE CTIO N
MO D E
AT M DELINEATIO N
SYNC S T AT E
CO R R E C TIO N
MO D E
N o E rro rs D e te cte d in M
(M = 1, 2 , 4, or 8) con se cutiv e ce lls
(P ass Last C ell)
A pp aren t M ulti-B it E rror
(D rop C e ll)
N o E rro rs
Dete cte d
(P ass C ell)
A LPHA
co ns ec utiv e
inco rre ct H C S 's
(T o HU NT state)
DE LT A
co ns ec utiv e
correct H C S's
(Fro m P R E S Y N C
state)
S ingle B it E rro r
(C orrect error
and pa ss cell)
D rop C e ll
9.10 RXFF Receive FIFO
The Receive FIFO (RXFF) provides FIFO management and the S/UNI-QJET
receive cell interface. The receive FIFO contains four cells. The FIFO provides
the cell rate decoupling function between the transmission system physical layer
and the ATM layer.
In general, the management functions include filling the receive FIFO, indicating
when the receive FIFO contains cells, maintaining the receive FIFO read and
write pointers, and detecting FIFO overrun and underrun conditions.
The FIFO interface is “UTOPIA Level 2" compliant and accepts a read clock
(RFCLK) and read enable signal (RENB). The receive FIFO output bus
(RDAT[15:0]) is tri-stated when RENB is logic 1 or if the PHY device address
(RADR[4:0]) selected does not match this device's address. The interface
indicates the start of a cell (RSOC) and the receive cell available status (RCA
and DRCA[4:1]) when data is read from the receive FIFO (using the rising edges



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com