Electronic Components Datasheet Search
  English  ▼

X  

TMPR3916 Datasheet(PDF) 156 Page - Toshiba Semiconductor

Part # TMPR3916
Description  32-Bit TX System RISC TX39 Family TMPR3916
PDF  225 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR3916 Datasheet(HTML) 156 Page - Toshiba Semiconductor

Back Button TMPR3916 Datasheet HTML 152Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 153Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 154Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 155Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 156Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 157Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 158Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 159Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 160Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 156 / 225 page
background image
Chapter 9 Synchronous Serial I/O (TXSEI)
Preliminary
9-1
9.
Synchronous Serial I/O (TXSEI)
The Toshiba TX Serial Expansion Interface is a synchronous communication unit and compatible to
peripheral devices, which can be connected to an SPI/SEI type interface.
TXSEI’s flexible clock control logic allows the selection of clock polarity and phase for the transfer protocol.
When TXSEI is configured as a master, a large number of different bit rates with up to 15 MHz clock rate in the
master mode can be selected. In slave mode transmissions up to 7.25 MHz are possible (assuming the
TMPR3916 is operating with 60 MHz)
The built-in error detection logic allows the detection of various error situations, which can occur during SEI
transfers.
TXSEI also offers DMA support for automated data transfers to its shift registers. By the use of DMA a larger
number of transfers can be scheduled at once. In particular, the usage of DMA allows a more cost-effective
implementation than usual large queue or buffer structures. TXSEI is able to perform seamless transfers of
consecutive frames. Alternatively, the minimum delay between two consecutive transfers is programmable for
master mode.
Feature Overview:
•
Phase and Polarity Selection
•
Transfer sizes of 5 to 16 bits
•
DMA operation: Full-Duplex 2 channels, Half-Duplex 1 channel
•
Built-in Error Detection Logic
•
4 frame transmit, 4 frame receive buffers
•
Compatible with SPI type interfaces
•
Master and Slave operation
•
15 Mbps data-rate when operated with 60 MHz clock rate.
•
Inter Frame Space Delay Feature
•
seamless transfer of large values without delay between consecutive frames
•
integrated MSB / LSB first reordering
•
Stop and Flush Buffer functionality for fast event response
•
programmable buffer-fill-level dependent receive / transmit interrupts



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com