Electronic Components Datasheet Search
  English  ▼

X  

RZ/G3E Datasheet(PDF) 3 Page - Renesas Technology Corp

Part # RZ/G3E
Description  RZ Family, RZ/G Series
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RZ/G3E Datasheet(HTML) 3 Page - Renesas Technology Corp

  RZ/G3E Datasheet HTML 1Page - Renesas Technology Corp RZ/G3E Datasheet HTML 2Page - Renesas Technology Corp RZ/G3E Datasheet HTML 3Page - Renesas Technology Corp RZ/G3E Datasheet HTML 4Page - Renesas Technology Corp RZ/G3E Datasheet HTML 5Page - Renesas Technology Corp RZ/G3E Datasheet HTML 6Page - Renesas Technology Corp RZ/G3E Datasheet HTML 7Page - Renesas Technology Corp RZ/G3E Datasheet HTML 8Page - Renesas Technology Corp RZ/G3E Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 112 page
background image
RZ/G3E Group
1. Overview
R01DS0477EJ0115 Rev.1.15
Page 3 of 112
Nov 28, 2025
1.
Overview
1.1
Outline of Specification
1.1.1
CPU
Item
Description
Application Processor
Cortex-A55
(CA55)
[Quad/Dual option]
● Arm Cortex-A55 Quad Core 1.8 GHz with 0.9 V, 1.1 GHz with 0.8 V
● L1 I-cache 32 Kbytes (with parity) and D-cache 32 Kbytes (with ECC) per core
● L2 cache: 0 Kbyte
● L3 cache: 1 Mbyte (with ECC)
● MMU supported
● Neon™ and FPU supported
● Cryptographic extension supported
● Armv8-A architecture
System Manager
Cortex-M33
(CM33)
● Arm Cortex-M33 Processor 200 MHz
● FPU supported
● DSP Extension supported
● Security Extension supported
● Armv8-M architecture
Debug Interface
● Arm® CoreSight® architecture
● JTAG and SWD interfaces supported
● ETF: Total of 60 Kbytes for program flow tracing
● JTAG disabling supported [option]
1.1.2
Boot
Item
Description
Boot
● Selectable boot from Arm Cortex-A55 or Arm Cortex-M33
● CA55 boot
– Boot Mode 0: Booting from eSD
– Boot Mode 1: Booting from eMMC 3.3 V
– Boot Mode 2: Booting from a serial flash memory connected to the xSPI bus space 3.3 V
– Boot Mode 3: Booting from SCIF download
– Boot Mode 4: Booting from USB download
– Boot Mode 5: Booting from eMMC 1.8 V
– Boot Mode 6: Booting from a serial flash memory connected to the xSPI bus space 1.8 V
● CM33 boot
– Boot Mode 2: Booting from a serial flash memory connected to the xSPI bus space 3.3 V
– Boot Mode 3: Booting from SCIF download
– Boot Mode 6: Booting from a serial flash memory connected to the xSPI bus space 1.8 V
1.1.3
NPU
Item
Description
Micro Neural network
Processing Unit
(NPU)
[option]
● Arm Ethos-U55 1.0 GHz
● 256MAC
● 0.5 TOPS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com