| Electronic Components Datasheet Search |
|
RZ/G3E Datasheet(PDF) 71 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RZ/G3E Datasheet(HTML) 71 Page - Renesas Technology Corp |
|
71 / 112 page ![]() RZ/G3E Group 3. Electrical Characteristics R01DS0477EJ0115 Rev.1.15 Page 71 of 112 Nov 28, 2025 3.5.15 Renesas Serial Peripheral Interface (RSPI) Access Timing Conditions: VOH = VDD18 × 0.5, VOL = VDD18 × 0.5, C = 30 pF (1.8 V) VOH = VDD33 × 0.5, VOL = VDD33 × 0.5, C = 30 pF (3.3 V) Drive strength: ×6 Table 3.20 RSPI Timing (1/2) Parameter Symbol Min.*1 Max.*1 Unit Figure RSPCK clock cycle Master tSPcyc 4 4096 tSPIcyc Figure 3.38 Slave 4 / 8*6 4096 tSPIcyc RSPCK clock high-level pulse width Master tSPCKWH (tSPcyc − tSPCKr − tSPCKf)/2 − 2.5 — ns Slave 1 — tSPIcyc RSPCK clock low-level pulse width Master tSPCKWL (tSPcyc − tSPCKr − tSPCKf)/2 − 2.5 — ns Slave 1 — tSPIcyc RSPCK clock rise/fall time Output tSPCKr, tSPCKf — 3*5 ns Input — 3*5 ns Data input setup time Master tSU 5 — ns Figure 3.39 to Figure 3.45 Slave 3 — ns Data input hold time Master tH 3 — ns Slave 3 — ns SSL setup time Master tLEAD N × tSPcyc − 3*2 N × tSPcyc + 3*2 ns Figure 3.39 to Figure 3.42 Slave 5 — tSPIcyc SSL hold time Master tLAG N × tSPcyc − 3*3 N × tSPcyc + 3*3 ns Slave 5 — tSPIcyc Continuous transmission delay Master tTD tSPcyc + 2 × tSPIcyc 8 × tSPcyc + 2 × tSPIcyc ns Slave tSPcyc + 5 × tSPIcyc — ns TI-SSP SS input setup time tTISS 3 — ns Figure 3.43 to Figure 3.45 TI-SSP SS input hold time tTISH 3 — ns TI-SSP next access time tTIND M*4 — tSPIcyc TI-SSP Master SS output delay tTISSOD −3 3 ns TI-SSP Master OE delay 1 tTIMOED1 — 2 ns TI-SSP Master OE delay 2 tTIMOED2 — 2 ns TI-SSP Slave OE delay 1 tTISOED1 — 7.5 / 10*6 ns TI-SSP Slave OE delay 2 tTISOED2 — 7.5 / 10*6 ns SSL Activation to Data Output Delay tOD1 — 3 ns Figure 3.39 Data output delay time Master tOD — 3 ns Figure 3.39 to Figure 3.45 Slave — 7.5 / 10*6 ns Data output hold time Master tOH −3 — ns Slave 3 — ns MOSI, MISO rise/fall time Output tDr, tDf — 3*5 ns Input — 1 μs SSL rise/fall time Output tSSLr, tSSLf — 3*5 ns Figure 3.39, Figure 3.40 Input — 1 μs |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |